Biasing of Metal-Semiconductor Junctions
Boundary Conditions for Current Density
Biasing of P-N Junction
Electrostatic Boundary Conditions in Dielectrics
Metal-Semiconductor Junctions
Mesh Analysis
You might also read
Articles linked to this work by shared authors, journal, and citation graph.
Updated: Feb 23, 2026

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
Published on: July 11, 2025
No abstract available in PubMed .