Related Experiment Video
Updated: Jul 13, 2026

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
Published on: December 7, 2015
Gate-planarized low-operating voltage organic field-effect transistors enabled by hot polymer pressing/embedding of
Antonio Facchetti1, Myung-Han Yoon, Tobin J Marks
1Department of Chemistry and the Materials Research Center, Northwestern University, 2145 Sheridan Road, Evanston, Illinois 60208, USA. a-facchetti@northwestern.edu
Abstract:
A new process for fabricating patterned, gate-planarized organic field-effect transistors (OFETs) based on hot polymer pressing/embedding of conducting metal features is demonstrated. This methodology is applicable to a variety of gate conductors and polymer matrices. Vapor-deposited Al and Au and printed Ag lines as narrow as 15 mum are transferred from a substrate donor to the hot-pressed polymer, resulting in a new smooth, flat, self-planarized gate-plastic substrate composite on which thin polymer insulators can be spin-coated with great uniformity. OFETs fabricated on these structures with both p- and n-type semiconductors function at low voltages, opening new routes to printed electronic circuits and products.
More Related Videos
11:09Scalable Solution-processed Fabrication Strategy for High-performance, Flexible, Transparent Electrodes with Embedded Metal Mesh
Published on: June 23, 2017
09:14Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
Published on: December 7, 2017