Three-chip differential phase-shift keying maximum likelihood sequence estimation for chromatic-dispersion and polarization-mode-dispersion compensation
Related Experiment Video
Updated: Jul 14, 2026

Transmission of Multiple Signals through an Optical Fiber Using Wavefront Shaping
Published on: March 20, 2017
1Department of Information Engineering, The Chinese University of Hong Kong, Shatin, China. jzhao2@ie.cuhk.edu.hk
Abstract:
We propose a novel three-chip differential phase-shift keying (DPSK) maximum likelihood sequence estimation (MLSE) for chromatic-dispersion (CD) and first-order polarization-mode-dispersion (PMD) compensation to extend the transmission reach of the DPSK signal. Such a technique searches the most probable path through the trellis for DPSK data sequence estimation by exploiting the phase difference between not only the adjacent optical bits but also the bits that are one bit slot apart. The proposed scheme significantly outperforms conventional two-chip DPSK MLSE in CD and PMD compensation. We show that the proposed three-chip DPSK MLSE can enhance the CD tolerance of 10 Gbit/s DPSK signal to 2.5 times of that by using two-chip DPSK MLSE and can bound the penalty for 100 ps differential group delay by 1.4 dB.
More Related Videos
14:18Automation of Mode Locking in a Nonlinear Polarization Rotation Fiber Laser through Output Polarization Measurements
Published on: February 28, 2016
07:56A Photonic System for Generating Unconditional Polarization-Entangled Photons Based on Multiple Quantum Interference
Published on: September 5, 2019
Related Concept Videos
¹³C NMR: Distortionless Enhancement by Polarization Transfer (DEPT)
Conservative Site-specific Recombination and Phase Variation
The recognition sites for Cre recombinase called LoxP...
Time and frequency -Domain Interpretation of Phase-lag Control
Phase-lag controllers do not place a pole at zero, but instead influence the steady-state error by amplifying any finite,...
Time and frequency -Domain Interpretation of Phase-lead Control
The design of phase-lead control involves the strategic placement of poles and zeros to balance steady-state error and system...