Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Experiment Videos

Building blocks for integrated graphene circuits.

Denis A Areshkin1, Carter T White

  • 1George Washington University, Washington, DC 20052, USA. denis.areshkin@nrl.navy.mil

Nano Letters
|July 31, 2007
PubMed
Summary
This summary is machine-generated.

Related Concept Videos

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Laminar, cellular, transverse, and multiheaded pulsating detonations in condensed phase energetic materials from molecular dynamics simulations.

Physical review. E, Statistical, nonlinear, and soft matter physics·2014
Same author

Confinement, transport gap, and valley polarization in graphene from two parallel decorated line defects.

Nano letters·2012
Same author

Evolution of shock-induced orientation-dependent metastable states in crystalline aluminum.

Physical review letters·2012
Same author

Two-zone elastic-plastic single shock waves in solids.

Physical review letters·2011
Same author

Edges bring new dimension to graphene nanoribbons.

Nano letters·2010
Same author

Graphene nanostrip digital memory device.

Nano letters·2007
Same journal

Higher-Order Clustering of Receptors Real-Time Projected by Plasmon-ruler on the Single Live Cell.

Nano letters·2026
Same journal

Achieving Fermi-Level Depinning and Ideal Metal Contact in <i>β</i>-Ga<sub>2</sub>O<sub>3</sub> Devices via MXene Integration.

Nano letters·2026
Same journal

AI-Assisted Electron Microscopy in Structure-Performance Analysis of Advanced Catalysts: From Atomic Resolution to Statistical Significance.

Nano letters·2026
Same journal

Electrically Switchable Ultraslow Dispersionless Polaritons via Twist Engineering in van der Waals Heterostructures.

Nano letters·2026
Same journal

Correction to "Ultrasonication-Triggered Ubiquitous Assembly of Magnetic Janus Amphiphilic Nanoparticles in Cancer Theranostic Applications".

Nano letters·2026
Same journal

Tunable Proximity Valley Splitting Via Interfacial Exchange Pinning in WSe<sub>2</sub>-CrBr<sub>3</sub>-CrPS<sub>4</sub> Heterostructures.

Nano letters·2026
See all related articles

We designed graphene structures for nanoelectronics, including turns and splitters that minimize signal reflection. Different connection shapes offer control over signal reflectance in graphene nanocircuits.

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Nanoelectronics

Background:

  • Single-layer graphite, known as graphene, offers unique electronic properties for advanced applications.
  • Carbon-based nanoelectronics require efficient designs for signal transmission and manipulation.

Purpose of the Study:

  • To report defect-tolerant configurations for graphene-based nanoelectronic components.
  • To investigate designs for nearly reflectionless 120-degree turns and beam splitters in graphene.

Main Methods:

  • Investigated configurations for graphene nanostructures.
  • Analyzed the reflectance properties of different connection shapes between graphene strips.

Main Results:

  • Developed defect-tolerant designs for nearly reflectionless 120-degree turns in graphene.

Related Experiment Videos

  • Achieved nearly reflectionless symmetric and asymmetric splitters that can be fabricated from graphene.
  • Demonstrated that connection geometry dictates low or high reflectance for zigzag graphene strips.
  • Conclusions:

    • Graphene can be patterned into functional nanoelectronic components with controlled signal behavior.
    • The reported configurations offer pathways for efficient signal routing in graphene nanoelectronic circuits.