Related Experiment Video
Updated: Jul 12, 2026

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
Published on: December 7, 2017
Gate coupling and charge distribution in nanowire field effect transistors
1Department of Materials Science and Engineering, University of California, Berkeley, California 94720, USA.
This study reveals that nanowire field-effect transistor (FET) geometry significantly impacts charge distribution, challenging previous assumptions of infinite length and metallic dielectrics. Our findings offer correction factors for more accurate carrier transport analysis in nanowire FETs.
Area of Science:
- Semiconductor physics
- Nanotechnology
- Materials science
Background:
- Traditional models of nanowire field-effect transistors (FETs) often assume infinite device length and ideal metallic dielectric properties.
- These assumptions simplify analysis but may not accurately reflect real-world device behavior and charge distribution.
Purpose of the Study:
- To investigate the influence of gate oxide geometry, nanowire semiconductivity, and finite device length on charge distribution in nanowire FETs.
- To provide numerical correction factors for existing analytical models and calculations used in nanowire FET characterization.
Main Methods:
- Numerical solution of the three-dimensional Poisson's equation.
- Modeling of field and space charge distributions in back-gate and top-gate nanowire FET configurations.
Main Results:
- Nanowire geometry, semiconductivity, and finite length significantly alter induced charge amount and spatial distribution.
- Deviations from idealized models are substantial, highlighting the importance of considering these factors.
- Numerical correction factors were derived to improve the accuracy of capacitance formulas and transport calculations.
Conclusions:
- The commonly accepted simplified models for nanowire FETs are insufficient for accurate charge distribution and carrier transport analysis.
- Accurate modeling requires incorporating realistic parameters such as gate oxide geometry, nanowire semiconductivity, and finite device length.
- The developed correction factors enhance the predictive power of models used in nanowire FET research and development.
Related Concept Videos
P-N junction
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Field Effect Transistor
Characteristics of MOSFET
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable quicker...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...

