Related Experiment Video
Updated: Jun 25, 2026

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
Published on: November 2, 2013
Competitive learning with floating-gate circuits
1Dept. of Comput. Sci. and Eng., Washington Univ., Seattle, WA.
Abstract:
Competitive learning is a general technique for training clustering and classification networks. We have developed an 11-transistor silicon circuit, that we term an automaximizing bump circuit, that uses silicon physics to naturally implement a similarity computation, local adaptation, simultaneous adaptation and computation and nonvolatile storage. This circuit is an ideal building block for constructing competitive-learning networks. We illustrate the adaptive nature of the automaximizing bump in two ways. First, we demonstrate a silicon competitive-learning circuit that clusters one-dimensional (1-D) data. We then illustrate a general architecture based on the automaximizing bump circuit; we show the effectiveness of this architecture, via software simulation, on a general clustering task. We corroborate our analysis with experimental data from circuits fabricated in a 0.35-mum CMOS process.
Related Concept Videos
Current Growth And Decay In RL Circuits
Comparison between RL and RC circuits
Second-Order Circuits
Input signals typically originate from voltage or current sources, with the output often representing voltage across the capacitor and/or current through the inductor. For example, in...
Network Function of a Circuit
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...

