Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Related Concept Videos

Network Function of a Circuit

Network Function of a Circuit

Frequency response analysis in electrical circuits provides vital insights into a circuit's behavior as the frequency of the input signal changes. The transfer function, a mathematical tool, is instrumental in understanding this behavior. It defines the relationship between phasor output and input and comes in four types: voltage gain, current gain, transfer impedance, and transfer admittance. The critical components of the transfer function are the poles and zeros.

Design Example: Capacitance Multiplier Circuit

Design Example: Capacitance Multiplier Circuit

In integrated circuit technology, a capacitance multiplier is often utilized to produce a larger capacitance value when a small physical capacitance falls short. This is achieved by a circuit that multiplies capacitance values by a factor of up to 1000, such that a 10-pF capacitor can replicate the performance of a 100-nF capacitor.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

MOS Capacitor

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

Block Diagram Reduction

Block Diagram Reduction

The process of deriving the transfer function of a control system often involves reducing its block diagram to a single block. This simplification can be achieved through a series of strategic operations, including relocating branch points and comparators. These operations preserve the overall function of the system while allowing for easier manipulation and combination of blocks.
The first step in this process is the identification and relocation of a branch point. A branch point, where a...

Clamper Circuit

Clamper Circuit

A clamper circuit, also known as a DC restorer, represents a specialized variant of the rectifier circuit, notable for its method of taking the output across the diode rather than the capacitor. This configuration lends to several distinctive applications, particularly in handling square wave inputs.
Within this circuit, the diode's orientation prompts the capacitor to charge up to the level of the most negative peak of the input signal. Upon reaching this state, the diode ceases to conduct,...

Semiconductors

Semiconductors

There is variation in the electrical conductivity of materials - metals, semiconductors, and insulators that are showcased with the help of the energy band diagrams.
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by

Same author

Summer carbon budget simulation in a lagoon ecosystem with submerged aquatic vegetation.

The Science of the total environment·2026

Same author

Demonstration of nuclear gamma-ray polarimetry based on a multi-layer CdTe Compton camera.

Scientific reports·2024

Same author

Sickle cell bone disease and response to intravenous bisphosphonates in children.

Osteoporosis international : a journal established as result of cooperation between the European Foundation for Osteoporosis and the National Osteoporosis Foundation of the USA·2022

Same author

High-power laser experiment forming a supercritical collisionless shock in a magnetized uniform plasma at rest.

Physical review. E·2022

Same author

Sign of Hard-X-Ray Pulsation from the γ-Ray Binary System LS 5039.

Physical review letters·2020

Same author

A very-high-energy component deep in the γ-ray burst afterglow.

Nature·2019

Search research articles

Related Experiment Video

Updated: Jul 7, 2026

Design and Analysis for Fall Detection System Simplification

Design and Analysis for Fall Detection System Simplification

Published on: April 6, 2020

A modular CMOS design of a Hamming network.

M E Robinson¹, H Yoneda, E Sanchez-Sinencio

¹Dept. of Electr. Eng., Texas AandM Univ., College Station, TX.

IEEE Transactions on Neural Networks

|January 1, 1992

Summary

This study proposes a modular CMOS design for Hamming networks, enabling efficient classification of binary patterns. The hardware implementation demonstrates performance and scalability for pattern recognition applications.

Area of Science:

Electrical Engineering
Computer Science
Artificial Intelligence

Background:

Hamming networks are optimal minimum error classifiers for binary patterns.
Their feedforward structure is well-suited for Very Large Scale Integration (VLSI) implementation.

Purpose of the Study:

To propose a modular design approach for CMOS implementation of a Hamming network.
To facilitate VLSI implementation of efficient binary pattern classifiers.

Main Methods:

A modular chip with exclusive-NOR transconductors computes matching scores.
A winner-take-all (WTA) circuit identifies the most similar exemplar pattern.
Interconnecting modular chips allows for network expansion.

Main Results:

More Related Videos

Design, Surface Treatment, Cellular Plating, and Culturing of Modular Neuronal Networks Composed of Functionally Inter-connected Circuits

Design, Surface Treatment, Cellular Plating, and Culturing of Modular Neuronal Networks Composed of Functionally Inter-connected Circuits

Published on: April 15, 2015

Related Experiment Videos

Last Updated: Jul 7, 2026

Design and Analysis for Fall Detection System Simplification

Design and Analysis for Fall Detection System Simplification

Published on: April 6, 2020

Design, Surface Treatment, Cellular Plating, and Culturing of Modular Neuronal Networks Composed of Functionally Inter-connected Circuits

Design, Surface Treatment, Cellular Plating, and Culturing of Modular Neuronal Networks Composed of Functionally Inter-connected Circuits

Published on: April 15, 2015

Demonstrated the performance of hardware implementations of the Hamming network.
Illustrated the limitations of the proposed modular design.
Showcased the scalability of the design through interconnection of multiple chips.

Conclusions:

The modular CMOS design approach is effective for implementing Hamming networks.
The proposed architecture is suitable for VLSI and scalable pattern recognition.
Experimental results validate the performance and highlight areas for future improvement.