Related Experiment Video
Updated: Jun 28, 2026

08:02
A High-Throughput Image-Guided Stereotactic Neuronavigation and Focused Ultrasound System for Blood-Brain Barrier Opening in Rodents
Published on: July 16, 2020
[Design of an FPGA-based image guided surgery hardware platform]
1Department of Biomedical Engineering, Shanghai Jiao Tong University, Shanghai, 200240.
Summary
This paper presents an FPGA-based hardware platform for image-guided surgery, offering real-time video endoscopy image capture and hardware acceleration. This system enhances surgical precision and efficiency through dedicated processing capabilities.
Area of Science:
- Biomedical Engineering
- Computer Engineering
- Surgical Technology
Context:
- Image-guided surgery (IGS) systems require efficient processing of real-time visual data.
- Existing IGS platforms may face limitations in computational power and dedicated hardware acceleration.
- Surgical procedures demand high-fidelity imaging and rapid data analysis for accurate navigation.
Purpose:
- To design and implement a dedicated hardware platform for image-guided surgery using Field-Programmable Gate Arrays (FPGAs).
- To provide hardware acceleration for critical image-guided surgery tasks, including real-time video endoscopy image capturing.
- To create a flexible hardware interface for integrating advanced image-guided surgery algorithm modules.
Summary:
- A novel FPGA-based hardware platform has been developed for image-guided surgery applications.
- The platform integrates essential components such as a video decoder, DDR memory controller, I2C bus controller, and interrupt controller.
- It enables real-time video endoscopy image acquisition and offers a hardware interface for subsequent algorithm processing.
Impact:
- Accelerates image processing in image-guided surgery, potentially improving surgical outcomes.
- Provides a specialized hardware solution for real-time surgical navigation and intervention.
- Facilitates the development and deployment of advanced image-guided surgery algorithms through a dedicated hardware interface.
