Related Experiment Video
Updated: Jun 9, 2026

Fabrication of Schottky Diodes on Zn-polar BeMgZnO/ZnO Heterostructure Grown by Plasma-assisted Molecular Beam Epitaxy
Published on: October 23, 2018
InAs/GaSb heterostructure nanowires for tunnel field-effect transistors
B Mattias Borg1, Kimberly A Dick, Bahram Ganjipour
1Division of Solid State Physics, Lund University, Box 118, SE-221 00, Lund, Sweden. Mattias.Borg@ftf.lth.se
Abstract:
InAs/GaSb nanowire heterostructures with thin GaInAs inserts were grown by MOVPE and characterized by electrical measurements and transmission electron microscopy. Down-scaling of the insert thickness was limited because of an observed sensitivity of GaSb nanowire growth to the presence of In. By employing growth interrupts in between the InAs and GaInAs growth steps it was possible to reach an insert thickness down to 25 nm. Two-terminal devices show a diode behavior, where temperature-dependent measurements indicate a heterostructure barrier height of 0.5 eV, which is identified as the valence band offset between the InAs and GaSb. Three-terminal transistor structures with a top-gate positioned at the heterointerface show clear indications of band-to-band tunnelling.
Related Concept Videos
Field Effect Transistor
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...

