Theoretical calculation of the dislocation width and Peierls barrier and stress for semiconductor silicon
Shaofeng Wang1, Huili Zhang, Xiaozhi Wu
1Institute for Structure and Function, Chongqing University, Chongqing 400030, People's Republic of China. sfwang@cqu.edu.cn
Abstract:
The dislocation width and Peierls barrier and stress have been calculated by the improved Peierls-Nabarro (PN) theory for silicon. In order to investigate the discreteness correction of a complex lattice quantitatively, a simple dynamics model has been used in which interaction attributed to a variation of bond length and angle has been considered. The results show that the dislocation core and mobility will be corrected significantly by the discrete effect. Another improvement is considering the contribution of strain energy in evaluating the dislocation energy. When a dislocation moves, both strain and misfit energies change periodically. Their amplitudes are of the same order, but phases are opposite. Because of the opposite phases, the misfit and strain energies cancel each other and the resulting Peierls barrier is much smaller than that given by the misfit energy conventionally. Due to competition between the misfit and strain energies, a metastable state appears separately for glide 90° and shuffle screw dislocations. In addition, from the total energy calculation it is found that besides the width of dislocation, the core of a free stable dislocation may be different according to where the core center is located. The exact position of the core center can be directly verified by numerical simulation, and provides a new prediction that can be used to verify the validity of PN theory. It is interesting that after considering discrete correction the Peierls stress for glide dislocation coincides with the critical stress at low temperature, and the Peierls stress for shuffle dislocation coincides with the critical stress at high temperature. The physical implication of the results is discussed.
Related Concept Videos
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...
P-N junction
Fermi Level Dynamics
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
Types of Semiconductors
Carrier Transport
Drift Current:
The drift of charge carriers is started by an external electric field (E). Charged particles, such as electrons and holes, experience an acceleration between collisions with lattice atoms. For electrons, this results in a drift velocity (vd) given by:
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...


