Related Experiment Video

Updated: Jun 2, 2026

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

High-performance graphene devices on SiO₂/Si substrate modified by highly ordered self-assembled monolayers

Xiaomu Wang1, Jian-Bin Xu, Chengliang Wang

  • 1Department of Electronic Engineering and Materials Science and Technology Research Center, The Chinese University of Hong Kong, Hong Kong SAR, P. R. China.

Advanced Materials (Deerfield Beach, Fla.)
|April 13, 2011
PubMed
Summary

No abstract available in PubMed .

More Related Videos

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

Related Concept Videos