Related Experiment Video
Updated: Jun 1, 2026

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
Published on: July 24, 2015
Raman and photocurrent imaging of electrical stress-induced p-n junctions in graphene
Gayathri Rao1, Marcus Freitag, Hsin-Ying Chiu
1IBM T.J. Watson Research Center, Yorktown Heights, New York 10598, USA.
Abstract:
Electrostatically doped graphene p-n junctions can be formed by applying large source-drain and source-gate biases to a graphene field-effect transistor, which results in trapped charges in part of the channel gate oxide. We measure the temperature distribution in situ during the electrical stress and characterize the resulting p-n junctions by Raman spectroscopy and photocurrent microscopy. Doping levels, the size of the doped graphene segments, and the abruptness of the p-n junctions are all extracted. Additional voltage probes can limit the length of the doped segments by acting as heat sinks. The spatial location of the identified potential steps coincides with the position where a photocurrent is generated, confirming the creation of p-n junctions.
Related Concept Videos
P-N junction
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
