Current instability of carbon nanotube field effect transistors
Related Experiment Video
Updated: May 31, 2026

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
Published on: December 7, 2015
Ning Peng1, Qing Zhang, Shaoning Yuan
1Microelectronics Center, School of Electrical and Electronic Engineering, Nanyang Technological University, 639798, Singapore.
Abstract:
The current instability of carbon nanotube field effect transistors (CNTFETs) is systematically studied under the influence of applied voltages, surfactants and temperatures. The devices were fabricated from carbon nanotubes and sodium dodecyl benzene sulfonate (SDBS) suspension using an ac dielectrophoresis (DEP) technique. The source and drain current for as-prepared p-type CNTFETs show an increase with time for the on-state, but a decrease for the off-state. Comparisons between constant and intermittent biasing conditions reveal that mobile ions could be the origin of the current instability. After removal of adsorbed SDBS, opposite transient behaviors of the current were observed, which can be attributed to the charge trapping induced screening effect.
Related Concept Videos
Microtubule Instability
Characteristics of MOSFET
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable quicker...
Field Effect Transistor
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Characteristics of JFET
The core of a JFET's operation is controlling drain current by modulating the gate-source voltage. When the drain and gate voltage are set to zero, the JFET exhibits no net current flow, representing a state of equilibrium. The drain current increases linearly as the...

