Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Network Function of a Circuit01:25

Network Function of a Circuit

Frequency response analysis in electrical circuits provides vital insights into a circuit's behavior as the frequency of the input signal changes. The transfer function, a mathematical tool, is instrumental in understanding this behavior. It defines the relationship between phasor output and input and comes in four types: voltage gain, current gain, transfer impedance, and transfer admittance. The critical components of the transfer function are the poles and zeros.
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...
Types of Semiconductors01:20

Types of Semiconductors

Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Field Effect Transistor01:29

Field Effect Transistor

Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
Design Example: Capacitance Multiplier Circuit01:20

Design Example: Capacitance Multiplier Circuit

In integrated circuit technology, a capacitance multiplier is often utilized to produce a larger capacitance value when a small physical capacitance falls short. This is achieved by a circuit that multiplies capacitance values by a factor of up to 1000, such that a 10-pF capacitor can replicate the performance of a 100-nF capacitor.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

[Studies on light catalysis oxidation degradation of Malachite Green by Photo-Fenton reagent].

Guang pu xue yu guang pu fen xi = Guang pu·2007
Same author

Alternative conformations of the archaeal Nop56/58-fibrillarin complex imply flexibility in box C/D RNPs.

Journal of molecular biology·2007
Same author

Validation of nonnested and real-time PCR for diagnosis of sheep-associated malignant catarrhal fever in clinical samples.

Journal of veterinary diagnostic investigation : official publication of the American Association of Veterinary Laboratory Diagnosticians, Inc·2007
Same author

Room temperature fabrication of porous ZnO photoelectrodes for flexible dye-sensitized solar cells.

Chemical communications (Cambridge, England)·2007
Same author

Influence of medication choice and comorbid diabetes: the cost of bipolar disorder in a privately insured US population.

Social psychiatry and psychiatric epidemiology·2007
Same author

Mechanistic studies of the long chain acyl-CoA synthetase Faa1p from Saccharomyces cerevisiae.

Biochimica et biophysica acta·2007

Related Experiment Video

Updated: May 16, 2026

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

Complementary logic gate arrays based on carbon nanotube network transistors.

Pingqi Gao1, Jianping Zou, Hong Li

  • 1NOVITAS, Nanoelectronics Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore.

Small (Weinheim an Der Bergstrasse, Germany)
|December 5, 2012
PubMed
Summary

High-performance single-walled carbon nanotube (SWNT) network field-effect transistors (NET-FETs) were fabricated using an efficient technique. This advancement enables the creation of integrated logic gates, compatible with silicon microelectronics for scalable applications.

More Related Videos

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells
14:37

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells

Published on: November 5, 2014

Related Experiment Videos

Last Updated: May 16, 2026

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells
14:37

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells

Published on: November 5, 2014

Area of Science:

  • Materials Science
  • Nanotechnology
  • Electronics Engineering

Background:

  • Single-walled carbon nanotubes (SWNTs) offer unique electronic properties for next-generation electronics.
  • Developing efficient fabrication methods for high-performance SWNT-based devices remains a challenge.
  • Integrating both n- and p-type SWNTs is crucial for complementary logic circuits.

Purpose of the Study:

  • To demonstrate an efficient fabrication technique for high-performance n- and p-type SWNT network field-effect transistors (NET-FETs).
  • To integrate these transistors to achieve various logic gate functionalities.
  • To ensure the compatibility of the fabrication process with existing silicon microelectronic technologies for scalable integration.

Main Methods:

  • Fabrication of n- and p-type single-walled carbon nanotube (SWNT) network field-effect transistors (NET-FETs).
  • Integration of p- and n-type SWNT-NET-FETs to construct logic gates.
  • Evaluation of processing technique compatibility with silicon microelectronic technologies.

Main Results:

  • Successful demonstration of high-performance n- and p-type SWNT-NET-FETs.
  • Achievement of complementary inverters, NOR, NAND, OR, and AND logic gates.
  • Confirmation of the processing technique's compatibility with conventional silicon microelectronics.

Conclusions:

  • An efficient fabrication technique for high-performance SWNT-NET-FETs has been established.
  • Integrated logic gates (inverters, NOR, NAND, OR, AND) were successfully realized using these transistors.
  • The demonstrated technique is suitable for scalable integration with silicon microelectronic technologies.