Related Experiment Video
Updated: May 14, 2026

05:57
Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station
Published on: April 1, 2020
Optimization of an optical wireless nanolink using directive nanoantennas
Diego M Solís1, José M Taboada, Fernando Obelleiro
1Department of Signal and Communications Theory, E.E. Telecomunicaci´on, University of Vigo, 36310 Vigo, Spain.
Optics Express
|February 8, 2013
Summary
Next-generation integrated circuits will utilize nanoscale optical chips. This study presents a high-capability wireless nanolink using directive nanoantennas, outperforming traditional plasmonic waveguides for improved optical chip connectivity.
Area of Science:
- Photonics and Nanotechnology
- Integrated Circuits
- Wireless Communication
Background:
- Plasmonic waveguide links face range limitations due to metal absorption losses.
- Nano-optical wireless links using nanoantennas offer a promising alternative for nanoscale optical chips.
- Existing nano-optical links can be improved for enhanced performance.
Purpose of the Study:
- To present the complete design of a high-capability wireless nanolink.
- To demonstrate the advantages of using matched directive nanoantennas.
- To compare the performance against non-directive nanoantennas and plasmonic waveguides.
Main Methods:
- Design and simulation of a wireless nanolink system.
- Utilizing matched directive nanoantennas for signal transmission.
- Performance analysis of the proposed nanolink architecture.
Main Results:
- The use of directive nanoantennas significantly enhances link capability.
- The proposed nanolink demonstrates improved performance over non-directive nanoantennas.
- The wireless nanolink largely outperforms conventional plasmonic waveguide connections.
Conclusions:
- Directive nanoantennas are crucial for high-performance wireless nanolinks.
- This design offers a superior alternative to plasmonic waveguides for optical interconnects.
- The developed nanolink technology is key for future nanoscale optical chip integration.

