Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
MOSFET01:16

MOSFET

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity arises...
Characteristics of MOSFET01:17

Characteristics of MOSFET

Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable quicker...
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Large-Scale Integration of Experimental and Computational Data for 2D Materials.

ACS nano·2026
Same author

Engineered Strain in 2D Materials by Direct Growth on Deterministically Patterned Grayscale Topographies.

Advanced science (Weinheim, Baden-Wurttemberg, Germany)·2026
Same author

Epitaxial growth of wafer-scale 2D superconductor single crystals by metal-organic chemical vapor deposition.

Nature communications·2025
Same author

Electrically tunable ultrafast dynamics and interactions of hybrid excitons in a 2D semiconductor bilayer.

Nature communications·2025
Same author

Widely-based full-genome analyses enable development of universal and strain-specific PCR toolkit for wheat dwarf virus detection, revealing new alternative hosts and challenging strain-host specificity.

Plant methods·2025
Same author

Enhancing interlayer exciton dynamics by coupling with monolithic cavities via the field-induced Stark effect.

Nature nanotechnology·2025

Related Experiment Video

Updated: May 13, 2026

Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials
04:57

Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials

Published on: July 18, 2025

Nonvolatile memory cells based on MoS2/graphene heterostructures.

Simone Bertolazzi1, Daria Krasnozhon, Andras Kis

  • 1Electrical Engineering Institute, École Polytechnique Fédérale de Lausanne (EPFL), CH-1015 Lausanne, Switzerland.

ACS Nano
|March 21, 2013
PubMed
Summary
This summary is machine-generated.

Researchers developed a novel 2D heterostructure memory cell using molybdenum disulfide (MoS2) and graphene. This device demonstrates a high on/off ratio for nonvolatile data storage, paving the way for flexible nanoelectronics.

More Related Videos

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

Related Experiment Videos

Last Updated: May 13, 2026

Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials
04:57

Residue-Free Fabrication of van der Waals Heterostructures of Two-Dimensional Materials

Published on: July 18, 2025

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

Area of Science:

  • Materials Science
  • Nanotechnology
  • Solid-State Electronics

Background:

  • Memory cells are fundamental components in digital electronics.
  • Advanced materials are needed for next-generation data storage solutions.

Purpose of the Study:

  • To create a novel 2D heterostructure for information storage.
  • To leverage the unique electronic properties of MoS2 and graphene for nonvolatile memory applications.

Main Methods:

  • Fabrication of a field-effect transistor using a semiconducting monolayer MoS2 channel in contact with graphene electrodes.
  • Integration of a multilayer graphene charge trapping layer to create a nonvolatile memory cell.

Main Results:

  • The all-2D transistor demonstrated high sensitivity to charge presence due to MoS2's band gap and 2D nature.
  • Achieved a factor of 10^4 difference between memory program and erase states, indicating robust data storage.

Conclusions:

  • The developed 2D heterostructure functions effectively as a nonvolatile memory cell.
  • The 2D nature of the components enables potential for flexible nanoelectronic devices and large-scale integration.