Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
Biasing of FET01:22

Biasing of FET

Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
MOSFET01:16

MOSFET

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
Characteristics of MOSFET01:17

Characteristics of MOSFET

Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable quicker...
P-N junction01:11

P-N junction

A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity arises...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Nanometer scale imaging to develop quantitative descriptors of bipolar membrane junction structure.

Scientific reports·2026
Same author

Ultrafast, reconfigurable all-optical beam steering and spatial light modulation.

Nature nanotechnology·2026
Same author

Experimental demonstration of corrugated nanolaminate films as reflective light sails.

Nature communications·2026
Same author

Electrically reconfigurable polarization control with double tri-layer black phosphorus heterostructures.

Nature communications·2026
Same author

Beyond Earth: Resilience of Quasi-2D Perovskite Solar Cells in Space.

Advanced materials (Deerfield Beach, Fla.)·2026
Same author

Overcoming Barriers to Dynamic Phase-Only Modulation in Transmissive Metasurfaces via Diffraction Control.

ACS nano·2026

Related Experiment Video

Updated: May 11, 2026

Development and Functionalization of Electrolyte-Gated Graphene Field-Effect Transistor for Biomarker Detection
07:51

Development and Functionalization of Electrolyte-Gated Graphene Field-Effect Transistor for Biomarker Detection

Published on: February 1, 2022

Graphene field effect transistor without an energy gap.

Min Seok Jang1, Hyungjun Kim, Young-Woo Son

  • 1Thomas J. Watson Laboratories of Applied Physics, California Institute of Technology, Pasadena, CA 91125, USA.

Proceedings of the National Academy of Sciences of the United States of America
|May 15, 2013
PubMed
Summary

Researchers developed a novel saw-shaped gate for graphene field-effect transistors. This design enhances the on/off transmittance ratio by 100x without band gap engineering, enabling high-performance logic devices.

Keywords:
electron opticsfinite-difference time domaingate geometry engineeringgraphene transistor

More Related Videos

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing
10:45

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing

Published on: August 29, 2025

Related Experiment Videos

Last Updated: May 11, 2026

Development and Functionalization of Electrolyte-Gated Graphene Field-Effect Transistor for Biomarker Detection
07:51

Development and Functionalization of Electrolyte-Gated Graphene Field-Effect Transistor for Biomarker Detection

Published on: February 1, 2022

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing
10:45

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing

Published on: August 29, 2025

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Nanotechnology

Background:

  • Graphene's excellent conductivity makes it promising for electronics.
  • Klein tunneling in graphene hinders field-effect transistor (FET) applications.
  • Band gap engineering often degrades graphene's intrinsic properties.

Purpose of the Study:

  • To overcome Klein tunneling limitations in graphene FETs.
  • To enhance the on/off transmittance ratio without compromising electron mobility.
  • To enable graphene's use in logic devices without extrinsic modifications.

Main Methods:

  • Proposed a novel saw-shaped gate geometry for graphene FETs.
  • Investigated electron transport through gate potential barriers.
  • Analyzed the impact of gate geometry on transmittance and mobility.

Main Results:

  • Achieved a hundredfold enhancement in on/off transmittance ratio.
  • Demonstrated an on/off ratio of 130 with an 80 nm sawtooth gate.
  • Maintained ultrahigh electron mobility in the 'on' state.

Conclusions:

  • Graphene's intrinsic properties can be utilized for logic devices.
  • Gate electrode geometry is a critical factor for graphene FET optimization.
  • The saw-shaped gate offers a viable solution for high-performance graphene logic.