Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

1.4K
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
1.4K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Evaluation of Novel Benzo-Annelated 1,4-Dihydropyridines as Potential Inhibitors of Antibacterial Efflux Pumps in <i>S. aureus</i> and MRSA Strains.

International journal of molecular sciences·2026
Same author

Numerical estimation of limiting large-deviation rate functions.

Physical review. E·2026
Same author

A practical guide for microdevice fabrication using a focused ion beam equipped with a flip-stage.

The Review of scientific instruments·2026
Same author

High-Efficiency Continuous Spin-Conduction through NiO/Cu Bilayer Structure.

Nano letters·2025
Same author

Surface Lattice Resonance Lasers with Epitaxial InP Gain Medium.

ACS photonics·2024
Same author

Ferroelectricity in Ultrathin HfO<sub>2</sub>-Based Films by Nanosecond Laser Annealing.

ACS applied materials & interfaces·2024

Related Experiment Video

Updated: May 2, 2026

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

7.3K

Vertical III-V nanowire device integration on Si(100).

Mattias Borg1, Heinz Schmid, Kirsten E Moselund

  • 1IBM Research-Zurich , Säumerstrasse 4, 8803, Rüschlikon, Switzerland.

Nano Letters
|March 18, 2014
PubMed
Summary

We demonstrate CMOS-compatible integration of compound semiconductors on silicon substrates using nanowire templates. This scalable fabrication method yields high-quality InAs and GaAs nanowires for electronic devices.

More Related Videos

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

7.3K
Analysis of Contact Interfaces for Single GaN Nanowire Devices
11:13

Analysis of Contact Interfaces for Single GaN Nanowire Devices

Published on: November 15, 2013

8.4K

Related Experiment Videos

Last Updated: May 2, 2026

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

7.3K
Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

7.3K
Analysis of Contact Interfaces for Single GaN Nanowire Devices
11:13

Analysis of Contact Interfaces for Single GaN Nanowire Devices

Published on: November 15, 2013

8.4K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Semiconductor Physics

Background:

  • Integrating compound semiconductors with silicon is crucial for advanced electronics.
  • Existing methods face challenges in achieving high-quality, scalable integration.

Purpose of the Study:

  • To develop a complementary metal-oxide-semiconductor (CMOS)-compatible method for integrating compound semiconductors on silicon (Si) substrates.
  • To investigate the properties of epitaxially grown indium arsenide (InAs) and gallium arsenide (GaAs) nanowires within silicon dioxide (SiO2) nanotube templates.

Main Methods:

  • Selective growth of InAs and GaAs nanowires within vertical SiO2 nanotube templates on various Si crystallographic orientations.
  • Fabrication and electrical characterization of silicon-InAs heterojunction nanowire tunnel diodes on Si(100) substrates.
  • Assessment of nanowire crystalline quality, dislocation density, and photoluminescence properties.

Main Results:

  • Epitaxially grown, single-crystalline InAs and GaAs nanowires free from threading dislocations were achieved.
  • Nanowires exhibited dimensions and orientation dictated by the template shape.
  • GaAs nanowires showed stable room-temperature photoluminescence, enhanced within the template.
  • Fabricated Si-InAs heterojunction nanowire tunnel diodes demonstrated high uniformity.

Conclusions:

  • The developed template-assisted nanowire growth offers a CMOS-compatible route for integrating compound semiconductors on silicon.
  • The process demonstrates high uniformity and scalability, paving the way for advanced Si-based heterostructure devices.