Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

1.4K
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
1.4K
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

896
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
896
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

1.1K
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
1.1K
Semiconductors01:22

Semiconductors

1.8K
There is variation in the electrical conductivity of materials - metals, semiconductors, and insulators that are showcased with the help of the energy band diagrams.
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
1.8K
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

1.2K
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
1.2K
Biasing of P-N Junction01:16

Biasing of P-N Junction

2.7K
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
2.7K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Physics-Enhanced Deep Learning Optimized Semitransparent Organic Photovoltaics for Building-Integrated Sustainable Energy.

Advanced materials (Deerfield Beach, Fla.)·2026
Same author

Monolayer-Defined Flat Colloidal PbSe Quantum Dots in Extreme Confinement.

Nano letters·2025
Same author

Enhanced Near-Infrared Organic Photodetectors Leveraging Core-Shell Nanotripods.

ACS applied materials & interfaces·2025
Same author

Theoretical Framework for Semitransparent Organic Photovoltaics: Bridging Material Design with Optical Engineering.

Small (Weinheim an der Bergstrasse, Germany)·2025
Same author

Thickness Dependence in Phase Formation and Properties of TaSe<sub>2</sub> Layers Grown on GaP(111)<sub></sub>.

ACS applied materials & interfaces·2025
Same author

The art and science of translucent color organic solar cells.

Nature communications·2025

Related Experiment Video

Updated: Apr 22, 2026

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

7.3K

Confinement-modulated junctionless nanowire transistors for logic circuits.

François Vaurette1, Renaud Leturcq, Sylvie Lepilliet

  • 1Institut d'Electronique, de Microélectronique et de Nanotechnologie (IEMN), CNRS, UMR 8520, Avenue Poincaré - B.P. 60069, 59652 Villeneuve d'Ascq, France. francois.vaurette@iemn.univ-lille1.fr.

Nanoscale
|October 10, 2014
PubMed
Summary
This summary is machine-generated.

Researchers created nanoscale constrictions in junctionless nanowire field-effect transistors to control current flow. These tunable potential barriers enable logic circuit applications using crossbar architectures.

More Related Videos

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

10.6K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

10.2K

Related Experiment Videos

Last Updated: Apr 22, 2026

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

7.3K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

10.6K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

10.2K

Area of Science:

  • Nanotechnology
  • Semiconductor device physics
  • Materials science

Background:

  • Junctionless nanowire field-effect transistors (JnFETs) offer simplified fabrication and improved electrostatic control.
  • Modulating current flow in nanowires is crucial for developing advanced electronic devices.
  • Potential barriers are key components in controlling charge carrier transport.

Purpose of the Study:

  • To report the controlled formation of nanoscale constrictions in JnFETs.
  • To demonstrate the ability to tune these constrictions as potential barriers using gate control.
  • To validate the device concept for logic circuit applications.

Main Methods:

  • Fabrication of junctionless nanowire field-effect transistors with integrated nanoscale constrictions.
  • Utilizing gate voltages to precisely tune the height of the potential barriers formed by the constrictions.
  • Designing and testing decoder devices to demonstrate the functionality and reliability of the proposed architecture.

Main Results:

  • Successfully formed stable nanoscale constrictions within JnFETs.
  • Demonstrated efficient modulation of nanowire current flow via tunable potential barriers.
  • Achieved selective tuning of barrier height using gate electrodes.
  • Validated the device concept through the successful implementation of decoder circuits.

Conclusions:

  • The controlled formation of tunable nanoscale constrictions in JnFETs provides an effective method for current modulation.
  • This approach is compatible with crossbar architectures, paving the way for novel logic circuit designs.
  • The demonstrated decoder devices confirm the reliability and functionality of this fabrication process and device concept.