Related Experiment Video
Updated: Apr 18, 2026

Developing High Performance GaP/Si Heterojunction Solar Cells
Published on: November 16, 2018
GaN as an interfacial passivation layer: tuning band offset and removing fermi level pinning for III-V MOS devices
Zhaofu Zhang1, Ruyue Cao, Changhong Wang
1College of Electronic Information and Optical Engineering, Nankai University , 300071 Tianjin, P. R. China.
Abstract:
The use of an interfacial passivation layer is one important strategy for achieving a high quality interface between high-k and III-V materials integrated into high-mobility metal-oxide-semiconductor field-effect transistor (MOSFET) devices. Here, we propose gallium nitride (GaN) as the interfacial layer between III-V materials and hafnium oxide (HfO2). Utilizing first-principles calculations, we explore the structural and electronic properties of the GaN/HfO2 interface with respect to the interfacial oxygen contents. In the O-rich condition, an O8 interface (eight oxygen atoms at the interface, corresponding to 100% oxygen concentration) displays the most stability. By reducing the interfacial O concentration from 100 to 25%, we find that the interface formation energy increases; when sublayer oxygen vacancies exist, the interface becomes even less stable compared with O8. The band offset is also observed to be highly dependent on the interfacial oxygen concentration. Further analysis of the electronic structure shows that no interface states are present at the O8 interface. These findings indicate that the O8 interface serves as a promising candidate for high quality III-V MOS devices. Moreover, interfacial states are present when such interfacial oxygen is partially removed. The interface states, leading to Fermi level pinning, originate from unsaturated interfacial Ga atoms.
Related Concept Videos
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...

