Related Experiment Video
Updated: Apr 7, 2026

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing
Published on: August 29, 2025
Abnormal behavior of threshold voltage shift in bias-stressed a-Si:H thin film transistor under extremely high
Sang Youn Han1, Kyung Tea Park1, Cheolkyu Kim1
1Display Research Center, Samsung Display Co., Yongin, Gyeonggi-do 446-920, South Korea.
Abstract:
We report on the unusual behavior of threshold voltage turnaround in a hydrogenated amorphous silicon (a-Si:H) thin film transistor (TFT) when biased under extremely high intensity illumination. The threshold voltage shift changes from negative to positive gate bias direction after ∼30 min of bias stress even when the negative gate bias stress is applied under high intensity illumination (>400 000 Cd/cm(2)), which has not been observed in low intensity (∼6000 Cd/cm(2)). This behavior is more pronounced in a low work function gate metal structure (Al: 4.1-4.3 eV), compared to the high work function of Cu (4.5-5.1 eV). Also this is mainly observed in shorter wavelength of high photon energy illumination. However, this behavior is effectively prohibited by embedding the high energy band gap (∼8.6 eV) of SiOx in the gate insulator layer. These imply that this behavior could be originated from the injection of electrons from gate electrode, transported and trapped in the electron trap sites of the SiNx/a-Si:H interface, which causes the shift of threshold voltage toward positive gate bias direction. The results reported here can be applicable to the large-sized outdoor displays which are usually exposed to the extremely high intensity illumination.
More Related Videos
09:49In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
08:43Effect of Bending on the Electrical Characteristics of Flexible Organic Single Crystal-based Field-effect Transistors
Published on: November 7, 2016
Related Concept Videos
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Diode: Reverse bias
Characteristics of MOSFET
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...