Related Experiment Video
Updated: Apr 6, 2026
Creating Sub-50 Nm Nanofluidic Junctions in PDMS Microfluidic Chip via Self-Assembly Process of Colloidal Particles
Published on: March 13, 2016
A tunable sub-100 nm silicon nanopore array with an AAO membrane mask: reducing unwanted surface etching by
Namsoo Lim1, Yusin Pak, Jin Tae Kim
1Department of Nanobio Materials and Electronics, Gwangju Institute of Science and Technology (GIST), 123, Cheomdan-gwagiro, Buk-gu, Gwangju, 500-712, South Korea. gyjung@gist.ac.kr.
Abstract:
Highly ordered silicon (Si) nanopores with a tunable sub-100 nm diameter were fabricated by a CF4 plasma etching process using an anodic aluminum oxide (AAO) membrane as an etching mask. To enhance the conformal contact of the AAO membrane mask to the underlying Si substrate, poly(methyl methacrylate) (PMMA) was spin-coated on top of the Si substrate prior to the transfer of the AAO membrane. The AAO membrane mask was fabricated by two-step anodization and subsequent removal of the aluminum support and the barrier layer, which was then transferred to the PMMA-coated Si substrate. Contact printing was performed on the sample with a pressure of 50 psi and a temperature of 120 °C to make a conformal contact of the AAO membrane mask to the Si substrate. The CF4 plasma etching was conducted to transfer nanopores onto the Si substrate through the PMMA interlayer. The introduced PMMA interlayer prevented unwanted surface etching of the Si substrate by eliminating the etching ions and radicals bouncing at the gap between the mask and the substrate, resulting in a smooth Si nanopore array.
