Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.8K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.8K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Influence maximization under the linear threshold model on a CMOS Ising solver.

Scientific reports·2025
Same author

3SAT on an all-to-all-connected CMOS Ising solver chip.

Scientific reports·2024
Same author

BioTranslator: Inferring R-Peaks from Ambulatory Wrist-Worn PPG Signal.

Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Annual International Conference·2020
Same author

CorNET: Deep Learning Framework for PPG-Based Heart Rate Estimation and Biometric Identification in Ambulant Environment.

IEEE transactions on biomedical circuits and systems·2019
Same author

The value of <sup>18</sup>F-FDG PET/CT in the distinction between retroperitoneal fibrosis and its malignant mimics.

Seminars in arthritis and rheumatism·2017
Same author

Host-Induced Gene Silencing of Rice Blast Fungus Magnaporthe oryzae Pathogenicity Genes Mediated by the Brome Mosaic Virus.

Genes·2017
Same journal

Electrostatic regulation of solvation chemistry enables ampere-hour-scale high-energy lithium metal batteries.

Nature nanotechnology·2026
Same journal

Publisher Correction: Chemical efflux imaging using an annular nanosensor array for in situ bladder cancer detection.

Nature nanotechnology·2026
Same journal

Charged grain boundaries limit short-circuit endurance in garnet solid-state battery electrolytes.

Nature nanotechnology·2026
Same journal

A non-viral path to efficient and safe prime editing in vivo.

Nature nanotechnology·2026
Same journal

Spectral visualization of excitonic pair breaking at individual impurities in Ta<sub>2</sub>Pd<sub>3</sub>Te<sub>5</sub>.

Nature nanotechnology·2026
Same journal

Clocked stepping of an artificial protein walker along a DNA track.

Nature nanotechnology·2026
See all related articles

Related Experiment Video

Updated: Apr 4, 2026

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

8.2K

Solution-processed carbon nanotube thin-film complementary static random access memory.

Michael L Geier1, Julian J McMorrow1, Weichao Xu2

  • 1Department of Materials Science and Engineering, Northwestern University, Evanston, Illinois 60208, USA.

Nature Nanotechnology
|September 8, 2015
PubMed
Summary
This summary is machine-generated.

Researchers developed stable semiconducting single-walled carbon nanotube (SWCNT) transistors. This breakthrough enables the creation of low-power static random access memory circuits, paving the way for advanced integrated electronics.

More Related Videos

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells
14:37

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells

Published on: November 5, 2014

10.0K
Fabrication, Densification, and Replica Molding of 3D Carbon Nanotube Microstructures
09:23

Fabrication, Densification, and Replica Molding of 3D Carbon Nanotube Microstructures

Published on: July 2, 2012

20.9K

Related Experiment Videos

Last Updated: Apr 4, 2026

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology
09:20

Fabrication of Low Temperature Carbon Nanotube Vertical Interconnects Compatible with Semiconductor Technology

Published on: December 7, 2015

8.2K
Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells
14:37

Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells

Published on: November 5, 2014

10.0K
Fabrication, Densification, and Replica Molding of 3D Carbon Nanotube Microstructures
09:23

Fabrication, Densification, and Replica Molding of 3D Carbon Nanotube Microstructures

Published on: July 2, 2012

20.9K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Electronics Engineering

Background:

  • Single-walled carbon nanotubes (SWCNTs) possess exceptional properties for high-performance electronics.
  • Advances in SWCNT purification enable applications in digital logic and flexible electronics.
  • Limitations in SWCNT transistor stability and uniformity hinder large-scale complementary metal-oxide-semiconductor (CMOS) circuit development.

Purpose of the Study:

  • To demonstrate stable and uniform electronic performance of complementary p-type and n-type SWCNT thin-film transistors.
  • To overcome challenges in achieving large-scale integration of SWCNT-based CMOS circuits.
  • To enable the fabrication of low-power static random access memory (SRAM) circuits using solution-processed semiconductors.

Main Methods:

  • Controlled adsorption of atmospheric dopants to stabilize SWCNT transistors.
  • Incorporation of robust encapsulation layers for enhanced device uniformity.
  • Simulation, design, and fabrication of SRAM circuits based on developed SWCNT transistors.

Main Results:

  • Achieved stable and uniform electronic performance in both p-type and n-type SWCNT thin-film transistors.
  • Successfully fabricated arrays of low-power static random access memory circuits.
  • Demonstrated large-scale integration of circuits using solution-processed SWCNT semiconductors for the first time.

Conclusions:

  • Stable and uniform SWCNT thin-film transistors are achievable through controlled doping and encapsulation.
  • The developed complementary SWCNT transistors are suitable for fabricating complex integrated circuits.
  • This work represents a significant advancement in realizing large-scale, low-power integrated circuits based on solution-processed SWCNTs.