Related Experiment Video
Updated: Apr 3, 2026

Local Field Fluorescence Microscopy: Imaging Cellular Signals in Intact Hearts
Published on: March 8, 2017
Guided mode caused by silicon nanopillar array for light emission enhancement in color-converting LED
Abstract:
Plasmonic metallic nanostructures have been demonstrated an effective way to enhance the light emission efficiency in LEDs. Here, we propose a design of white LEDs that combining dielectric silicon nanopillar array in the color-converting layer. By investigating theoretically the guided mode caused by the nanopillar array-waveguide system, we demonstrate that the silicon nanopillar arrays enable larger near-field enhancement and more efficient photons emission property than the plasmonic counterparts. These performances make the silicon nanopillar arrays have potential application in light converter for efficient white LEDs. We also show that the guided mode can be controlled by changing the period of nanopillar grating and the thickness of polymer layer. More significant performance can be achieved by further optimizing the shape and size of the silicon nanoparticles. Compared with the square nanoparticle arrays, the hexagonal nanopillar arrays are demonstrated to have larger field enhancement and emission enhancement. Our research is expected to give insights into the design and optimization of the solid-state lighting systems by using silicon nanostructures, and the all-dielectric metamaterials for gaining or lasing devices.
Related Concept Videos
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
P-N junction

