Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of FET01:22

Biasing of FET

952
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
952
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

835
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
835
Small-Signal Analysis of MOSFET Amplifiers01:23

Small-Signal Analysis of MOSFET Amplifiers

1.3K
In small-signal analysis, a MOSFET transistor amplifier acts as a linear amplifier when operating in its saturation region. The gate-to-source voltage (VGS) of the MOSFET is the sum of the DC biasing voltage and the small time-varying input signal. This combination sets up the operating point and modulates the drain current (ID) that flows from the drain to the source. When a small AC signal is superimposed on the DC bias voltage at the gate, the instantaneous drain current comprises three...
1.3K
MOSFET Amplifiers01:17

MOSFET Amplifiers

678
The MOSFET, when operating in its active region, functions as a voltage-controlled current source. In this region, the gate-to-source voltage controls the drain current. This principle underlies the operation of the transconductance MOSFET amplifier. The output current is directed through a load resistor to convert this amplifier into a voltage amplifier. The output voltage is then obtained by subtracting the voltage drop across the load resistance from the supply voltage. This process results...
678
The Y-to-Y Circuit01:19

The Y-to-Y Circuit

826
In a balanced four-wire wye-to-wye system, the arrangement involves wye-connected sinusoidal voltage sources and loads, connected through a neutral wire that links the neutral nodes of the source and load. The load impedance is connected across each phase of the load. The wye-connected source can be connected to the wye-connected load in four-wire and three-wire arrangements. A three-phase system is considered balanced when the load on each phase is equal, leading to uniform current flow and...
826
Cascaded Op Amps01:16

Cascaded Op Amps

1.3K
Operational amplifiers (op-amps) are versatile electronic components that can be interconnected in a cascade - one after another in a linear sequence. This cascading is possible due to their infinite input resistance and zero output resistance, allowing them to maintain their input-output relationships even when connected in series.
In a cascaded system, each op-amp is referred to as a stage. The output of one stage drives the input of the subsequent stage. As the input signal passes through...
1.3K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Mechanistic Links Underlying the Comorbidity of Osteoporosis and Osteoarthritis: Cell Fate Plasticity Driven by the Subchondral Bone Microenvironment.

International journal of molecular sciences·2026
Same author

From uric acid to tophi: multistage molecular and cellular mechanisms of tophi formation.

Frontiers in immunology·2026
Same author

Effects of colloidal delivery systems for curcumin-Brassica rapa L. polysaccharide mixture encapsulation on physicochemical properties, stability, and gut microbiota modulation.

International journal of biological macromolecules·2026
Same author

Review on thread profile modification methods for the planetary roller screw mechanism.

iScience·2026
Same author

Programmed cell death in gouty nephropathy: molecular mechanisms and therapeutic implications.

Frontiers in immunology·2026
Same author

The effect of amylose/amylopectin ratio on the stability of starch-O/W emulsion.

Journal of the science of food and agriculture·2026

Related Experiment Video

Updated: Apr 3, 2026

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

17.4K

Double-Balanced Graphene Integrated Mixer with Outstanding Linearity.

Hongming Lyu1, Huaqiang Wu1,2, Jinbiao Liu3

  • 1Institute of Microelectronics, Tsinghua University , Beijing, China 100084.

Nano Letters
|September 18, 2015
PubMed
Summary

A new graphene mixer integrated circuit (IC) was developed, showing high performance for radio frequency (RF) applications. This graphene IC offers excellent output purity and a high third-order input intercept point (IIP3), demonstrating its potential in RF front-end systems.

Keywords:
GrapheneRF electronicsintegrated circuitmixer

More Related Videos

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.5K
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

17.2K

Related Experiment Videos

Last Updated: Apr 3, 2026

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

17.4K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.5K
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

17.2K

Area of Science:

  • Electrical Engineering
  • Materials Science
  • Semiconductor Devices

Background:

  • Graphene field-effect transistors (GFETs) offer promising radio frequency (RF) performance.
  • Developing integrated circuits (ICs) with graphene requires specialized fabrication processes.
  • Double-balanced mixers are crucial components in RF front-end systems.

Purpose of the Study:

  • To design and fabricate a monolithic double-balanced graphene mixer integrated circuit (IC).
  • To evaluate the RF performance and signal purity of the graphene mixer IC.
  • To demonstrate the potential of graphene in competing with established semiconductor technologies for RF applications.

Main Methods:

  • A cross-coupled resistive mixer topology was employed, integrating four 500 nm-gate-length GFETs, on-chip inductors, and capacitors.
  • A passive-first-active-last fabrication flow was developed using CMOS wafers and GFET-customized processes.
  • The fabricated mixer IC was tested with off-chip baluns to form a print-circuit-board level electronic system.

Main Results:

  • The graphene mixer IC exhibited excellent output spectrum purity with suppressed radio frequency (RF) and local oscillation (LO) signal feedthroughs.
  • The third-order input intercept point (IIP3) reached 21 dBm, significantly outperforming a single-GFET mixer (16.5 dBm IIP3).
  • Stand-alone 500 nm-gate-length GFETs showed a cutoff frequency of 22 GHz and a maximum oscillation frequency of 20.7 GHz.

Conclusions:

  • The monolithic double-balanced graphene mixer IC demonstrates high performance and signal integrity.
  • Graphene technology shows significant potential for competing with existing semiconductor solutions in RF front-end applications.
  • The developed fabrication flow enables the integration of GFETs within standard CMOS processes for advanced ICs.