Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

1.7K
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
1.7K
Biasing of FET01:22

Biasing of FET

928
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
928
MOSFET01:16

MOSFET

1.7K
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
1.7K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

1.0K
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
1.0K
Characteristics of MOSFET01:17

Characteristics of MOSFET

1.3K
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
1.3K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Shiga toxin-centered pathophysiology defines the therapeutic limits of enterohemorrhagic Escherichia coli infection.

Archives of microbiology·2026
Same author

Structural and electrical characterization of Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> thin films crystallized by rapid thermal annealing.

Applied microscopy·2026
Same author

Improving Efficiency and Color Purity of Blue Top-Emitting Organic Light-Emitting Diodes: Distributed Bragg Reflectors for Surface Plasmon Polariton Suppression and Cavity-Resonance Enhancement.

ACS applied materials & interfaces·2026
Same author

2D MoS<sub>2</sub>-conformal 3D-printed platform for dual-phototherapy and bone regeneration.

Nano convergence·2026
Same author

Lactiplantibacillus plantarum DS1073 protects the gastric mucosa under Helicobacter pylori infection and ethanol stress.

Cell communication and signaling : CCS·2026
Same author

Sub-mV tunable photonic p-bits for probabilistic computing.

Science advances·2026
Same journal

Higher-Order Clustering of Receptors Real-Time Projected by Plasmon-ruler on the Single Live Cell.

Nano letters·2026
Same journal

Achieving Fermi-Level Depinning and Ideal Metal Contact in <i>β</i>-Ga<sub>2</sub>O<sub>3</sub> Devices via MXene Integration.

Nano letters·2026
Same journal

AI-Assisted Electron Microscopy in Structure-Performance Analysis of Advanced Catalysts: From Atomic Resolution to Statistical Significance.

Nano letters·2026
Same journal

Electrically Switchable Ultraslow Dispersionless Polaritons via Twist Engineering in van der Waals Heterostructures.

Nano letters·2026
Same journal

Correction to "Ultrasonication-Triggered Ubiquitous Assembly of Magnetic Janus Amphiphilic Nanoparticles in Cancer Theranostic Applications".

Nano letters·2026
Same journal

Tunable Proximity Valley Splitting Via Interfacial Exchange Pinning in WSe<sub>2</sub>-CrBr<sub>3</sub>-CrPS<sub>4</sub> Heterostructures.

Nano letters·2026
See all related articles

Related Experiment Video

Updated: Mar 30, 2026

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.4K

Vertically Integrated Multiple Nanowire Field Effect Transistor.

Byung-Hyun Lee1,2, Min-Ho Kang3, Dae-Chul Ahn1

  • 1School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST) , 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea.

Nano Letters
|November 7, 2015
PubMed
Summary
This summary is machine-generated.

This study demonstrates a novel field-effect transistor (FET) using five levels of vertically stacked nanowires, significantly boosting driving current. This 3D integration approach offers a path beyond traditional scaling limits for advanced electronic devices.

Keywords:
field-effect transistor (FET)gate-all-around (GAA)one-route all-dry etchsilicon nanowire (SiNW)three-dimensional nonvolatile memoryvertical integration

More Related Videos

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.7K
Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates
08:07

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates

Published on: June 18, 2013

15.6K

Related Experiment Videos

Last Updated: Mar 30, 2026

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.4K
Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.7K
Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates
08:07

Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates

Published on: June 18, 2013

15.6K

Area of Science:

  • Semiconductor device physics
  • Materials science
  • Nanotechnology

Background:

  • Traditional scaling of transistors faces physical limitations.
  • Need for advanced architectures to enhance performance and integration.

Purpose of the Study:

  • To demonstrate a vertically integrated multi-channel field-effect transistor (FET) with a record number of nanowires.
  • To enhance transistor performance through 3D integration.
  • To develop a fabrication process suitable for high-performance, scalable devices.

Main Methods:

  • Fabrication of a vertically integrated FET on a bulk silicon substrate.
  • Utilizing a novel one-route all-dry etching process (ORADEP) for nanowire creation.
  • Incorporating a charge trapping layer for nonvolatile memory functionality.

Main Results:

  • Achieved the highest reported number of vertically stacked nanowires in a FET.
  • Demonstrated a 5-fold increase in driving current due to the multi-level nanowire structure.
  • Successfully created stiction-free, uniformly sized nanowires using the ORADEP process.
  • Revamped the FET into a nonvolatile memory device.

Conclusions:

  • The developed vertically integrated FET architecture shows high performance and feasibility for 3D integration.
  • The ORADEP process provides a simple, reproducible method for fabricating uniform nanowires.
  • This research presents a promising design for end-of-roadmap devices, overcoming scaling challenges.
  • The integration of memory functionality enhances the device's practical applications.