Related Experiment Video
Updated: Mar 28, 2026

08:58
Seedless Growth of Bismuth Nanowire Array via Vacuum Thermal Evaporation
Published on: December 21, 2015
8.8K
Defect-free thin InAs nanowires grown using molecular beam epitaxy
Zhi Zhang1, Ping-Ping Chen2, Wei Lu2
1Materials Engineering, The University of Queensland, St. Lucia, QLD 4072, Australia. j.zou@uq.edu.au.
Nanoscale
|December 17, 2015
Summary
Researchers developed a straightforward method for growing defect-free Indium Arsenide (InAs) nanowires. This technique utilizes a thin gold film on a substrate, enabling uniform nanowire growth for advanced electronic applications.
Area of Science:
- Materials Science
- Nanotechnology
- Semiconductor Physics
Background:
- Indium Arsenide (InAs) nanowires are crucial for advanced electronic and optoelectronic devices.
- Achieving defect-free nanowires with controlled dimensions, especially below the Bohr radius, remains a significant challenge.
- Substrate orientation and growth methods critically influence nanowire quality and properties.
Purpose of the Study:
- To develop a simple and effective method for growing defect-free InAs nanowires.
- To control the lateral dimensions of InAs nanowires to be well below their Bohr radius.
- To demonstrate the versatility of the method across different substrate orientations.
Main Methods:
- A thin film of gold (Au) was deposited on a substrate surface.
- The substrate with the Au film was subjected to an annealing process.
- The growth of InAs nanowires was initiated on the prepared substrate.
Main Results:
- Defect-free InAs nanowires with uniform sizes were successfully grown.
- The lateral dimensions of the nanowires were controlled to be below their Bohr radius.
- The method proved effective on different substrate orientations, indicating its robustness.
Conclusions:
- A simple and effective strategy for producing high-quality, defect-free InAs nanowires has been established.
- This method offers a pathway for fabricating nanowires with precisely controlled dimensions for next-generation electronics.
- The technique provides a foundation for further research into nanoscale semiconductor devices.

