Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.7K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.7K
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

952
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
952
Switching of BJT01:22

Switching of BJT

925
Switching behavior in Bipolar Junction Transistors (BJTs) is a fundamental aspect utilized in various electronic circuits, particularly for digital logic applications like switches and amplifiers. In a typical switching circuit, a BJT alternates between cut-off and saturation modes, corresponding to the "off" and "on" states, respectively, thus behaving like an ideal switch.
Cut-off Mode ("Off" State): In this state, both the emitter-base and collector-base junctions are...
925
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

924
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
924
Characteristics of MOSFET01:17

Characteristics of MOSFET

1.2K
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
1.2K
The Electrical Double Layer01:30

The Electrical Double Layer

86
In the region where two bulk phases meet, an intricate electric charge distribution arises due to charge transfer, ion adsorption, molecular orientation, and charge distortion. This complex distribution is commonly referred to as the electrical double layer.When a solid electrode interfaces with ions in an electrolyte solution, the speed of electron transfer dictates the rates of oxidation and reduction. The electrode acquires a charge through the escape of atoms into the solution as cations or...
86

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Cross-Level Topological Framework: Learning Explainable Region-Channel Representations from EEG Signals for Emotional Decoding.

IEEE journal of biomedical and health informatics·2026
Same author

Efficient, Robust, and Anti-Collusion Fingerprinting of Image Diffusion Models.

IEEE transactions on pattern analysis and machine intelligence·2026
Same author

Single-Image Reflection Removal via Iterative Prompt Learning of Reflection Level.

IEEE transactions on image processing : a publication of the IEEE Signal Processing Society·2026
Same author

High-fat diet-induced obesity impairs endothelium-dependent relaxation in rabbits: association with MLCK upregulation and partial <i>ex vivo</i> improvement by ML-7.

Frontiers in cardiovascular medicine·2026
Same author

[Clinical characteristics and genetic analysis of a case of ciliopathy caused by novel WDR19 gene variants].

Zhonghua nei ke za zhi·2026
Same author

Analog-Tunable Nonvolatile Regulator-Free Memristors for Neuromorphic Controlling.

ACS nano·2026

Related Experiment Video

Updated: Mar 9, 2026

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

12.1K

Abnormal Multiple Charge Memory States in Exfoliated Few-Layer WSe2 Transistors.

Mikai Chen1, Yifan Wang1, Nathan Shepherd1

  • 1Department of Mechanical Engineering and ‡Department of Electrical Engineering and Computer Science, University of Michigan , Ann Arbor, Michigan 48109, United States.

ACS Nano
|January 11, 2017
PubMed
Summary

Few-layer tungsten diselenide (WSe2) transistors exhibit unique charge-trapping properties, enabling multibit memory. This behavior stems from exfoliation-induced surface deformations, unlike in molybdenum disulfide (MoS2) transistors.

Keywords:
2D materialsWSe2charge trappingmemorytransistor

More Related Videos

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.7K
Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
08:12

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures

Published on: December 5, 2015

12.8K

Related Experiment Videos

Last Updated: Mar 9, 2026

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

12.1K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.7K
Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
08:12

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures

Published on: December 5, 2015

12.8K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Condensed Matter Physics

Background:

  • Understanding charge-trapping mechanisms in 2D layered semiconductors is crucial for advancing nanoelectronic devices.
  • Exploiting charge-trapping phenomena could lead to the development of multibit or analog-tunable memory devices.

Purpose of the Study:

  • To investigate the abnormal charge-trapping and memory characteristics of few-layer tungsten diselenide (WSe2) transistors.
  • To compare these characteristics with those of few-layer molybdenum disulfide (MoS2) transistors.

Main Methods:

  • Fabrication and characterization of few-layer WSe2 and MoS2 transistors using mechanically exfoliated flakes.
  • Analysis of charge-trapping states, retention times, and analog tunability.
  • Surface characterization, temperature-dependent charge retention studies, and density functional theory (DFT) computations.

Main Results:

  • Few-layer WSe2 transistors exhibit multiple charge-trapping states with significant spacing, long retention, and analog tunability.
  • These characteristics were not observed in few-layer MoS2 transistors.
  • Exfoliation-induced interlayer deformation on WSe2 surfaces creates ambipolar charge-trapping sites, supported by experimental and computational data.

Conclusions:

  • The unique charge-trapping properties of WSe2 transistors are attributed to surface deformations, offering a pathway for novel memory applications.
  • Calibrated charge-trapping states in WSe2 transistors can be utilized for consistent multibit data storage.
  • This research advances the understanding of charge memory in layered semiconductors and suggests potential for ultralow-cost analog memory devices.