Related Experiment Video

Updated: Mar 7, 2026

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

10.4K

Effect of Extrinsically Introduced Passive Interface Layer on the Performance of Ferroelectric Tunnel Junctions

Rui Guo1,2, Ying Wang3, Herng Yau Yoong1

  • 1Department of Materials Science and Engineering, National University of Singapore , 117575 Singapore.

ACS Applied Materials & Interfaces
|February 7, 2017
PubMed

Keywords:
ON/OFF ratiosex situ fabrication processferroelectric tunnel junctionsin situ fabrication processpassive interface layer

More Related Videos

Chemical Synthesis of Porous Barium Titanate Thin Film and Thermal Stabilization of Ferroelectric Phase by Porosity-Induced Strain08:00

Chemical Synthesis of Porous Barium Titanate Thin Film and Thermal Stabilization of Ferroelectric Phase by Porosity-Induced Strain

Published on: March 27, 2018

11.7K
Effect of Bending on the Electrical Characteristics of Flexible Organic Single Crystal-based Field-effect Transistors08:43

Effect of Bending on the Electrical Characteristics of Flexible Organic Single Crystal-based Field-effect Transistors

Published on: November 7, 2016

8.5K

Related Concept Videos

Biasing of FET01:22

Biasing of FET

Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
808
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
1.2K
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
733
P-N junction01:11

P-N junction

A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
1.5K
Field Effect Transistor01:29

Field Effect Transistor

Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
1.4K
Fermi Level Dynamics01:12

Fermi Level Dynamics

The vacuum level denotes the energy threshold required for an electron to escape from a material surface. It is usually positioned above the conduction band of a semiconductor and acts as a benchmark for comparing electron energies within various materials.
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
882