Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of FET01:22

Biasing of FET

805
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
805

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Activation of KIT signaling promotes early tumorigenesis through the AP-1 pathway in APC/TP53 double-knockout human colon organoids.

Cell death & disease·2026
Same author

Prediction model for children with anaphylaxis who may not require emergency department care: a multicenter retrospective cohort study.

The journal of allergy and clinical immunology. In practice·2026
Same author

A hybrid LLM and machine learning framework for early fire detection in subway tunnels.

Scientific reports·2026
Same author

Penicillin allergy labels increase risks of MRSA colonization, surgical site infections, and mortality.

Pediatric allergy and immunology : official publication of the European Society of Pediatric Allergy and Immunology·2026
Same author

DeepRespNet: a hybrid attention-recurrent framework for non-contact respiratory rate estimation.

Frontiers in physiology·2026
Same author

Association Between Ratio of Cholesterols and Coronary Artery Stenosis According to Low-Density Lipoprotein-Cholesterol Levels and Statin Use.

Korean circulation journal·2026
Same journal

Nongenetic <i>in Vivo</i> Bimodal Neuromodulation via Photothermal Gold Nanorods and a Multifunctional Fiber Neural Probe.

ACS nano·2026
Same journal

Electric-Field-Driven Ferredoxin 1-Independent Cuproptosis Induction Overcomes Therapy-Induced Resistance in Glioblastoma.

ACS nano·2026
Same journal

Connecting and Engaging.

ACS nano·2026
Same journal

Efficient Photocatalytic Methane Conversion to Liquid Oxygenates by Constructing Charge-Directed Transfer Pathways.

ACS nano·2026
Same journal

Mechanochemically Coupled Multidimensional Modulation of Calcium Overload.

ACS nano·2026
Same journal

Electrical Control and High-Bias Enhancement of Magnetoresistance in van der Waals Antiferromagnetic Spin-Filter Tunnel Field-Effect Transistor.

ACS nano·2026
See all related articles

Related Experiment Video

Updated: Mar 7, 2026

Engineering Molecular Recognition with Bio-mimetic Polymers on Single Walled Carbon Nanotubes
09:28

Engineering Molecular Recognition with Bio-mimetic Polymers on Single Walled Carbon Nanotubes

Published on: January 10, 2017

8.6K

Pattern Recognition Using Carbon Nanotube Synaptic Transistors with an Adjustable Weight Update Protocol.

Sungho Kim1, Bongsik Choi2, Meehyun Lim3

  • 1Department of Electrical Engineering, Sejong University , Seoul 05006, Korea.

ACS Nano
|February 22, 2017
PubMed
Summary
This summary is machine-generated.

This study presents a novel carbon nanotube synaptic transistor for efficient neuromorphic computing. The device offers adjustable weight updates, enhancing pattern recognition accuracy and fault tolerance in hardware neural networks.

Keywords:
analog switchingcarbon nanotubeneuromorphic systempattern recognitionsynaptic transistorweight update

More Related Videos

Fabrication of Carbon Nanotube High-Frequency Nanoelectronic Biosensor for Sensing in High Ionic Strength Solutions
12:20

Fabrication of Carbon Nanotube High-Frequency Nanoelectronic Biosensor for Sensing in High Ionic Strength Solutions

Published on: July 22, 2013

18.8K
Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.7K

Related Experiment Videos

Last Updated: Mar 7, 2026

Engineering Molecular Recognition with Bio-mimetic Polymers on Single Walled Carbon Nanotubes
09:28

Engineering Molecular Recognition with Bio-mimetic Polymers on Single Walled Carbon Nanotubes

Published on: January 10, 2017

8.6K
Fabrication of Carbon Nanotube High-Frequency Nanoelectronic Biosensor for Sensing in High Ionic Strength Solutions
12:20

Fabrication of Carbon Nanotube High-Frequency Nanoelectronic Biosensor for Sensing in High Ionic Strength Solutions

Published on: July 22, 2013

18.8K
Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.7K

Area of Science:

  • Materials Science
  • Neuroscience
  • Computer Engineering

Background:

  • Modern electronic systems demand energy-efficient data processing.
  • Neuromorphic systems, inspired by the brain, offer potential for efficient computing.
  • Challenges exist in implementing reliable synaptic devices for neuromorphic hardware.

Purpose of the Study:

  • To develop a synaptic transistor with controllable weight updates for improved neuromorphic system performance.
  • To investigate the impact of weight update characteristics on pattern recognition accuracy.
  • To enhance the fault tolerance of hardware neural networks.

Main Methods:

  • Fabrication of a synaptic transistor using highly purified, semiconducting carbon nanotubes.
  • Characterization of adjustable weight update linearity and variation margin.
  • Device-to-system level simulation framework for pattern recognition efficacy validation.

Main Results:

  • Demonstrated a synaptic transistor with tunable weight update linearity and variation.
  • Validated pattern recognition capabilities through simulations.
  • Showcased that an enlarged margin, not linear updates, improves system fault tolerance and recognition accuracy.

Conclusions:

  • Carbon nanotube synaptic transistors offer a promising solution for efficient neuromorphic computing.
  • Adjustable weight update margins are crucial for enhancing fault tolerance and accuracy in pattern recognition systems.
  • This work addresses key challenges in synaptic device implementation for next-generation electronic applications.