Related Experiment Video
Updated: Feb 23, 2026

Harmonic Radar Tags for Insect Tracking: Lightweight, Low-cost, and Accessible
Published on: May 13, 2025
Agile Blocker and Clock Jitter Tolerant Low-Power Frequency Selective Receiver with Energy Harvesting Capability
Abul Hasan1, Mohamed Helaoui2, Fadhel M Ghannouchi2
1iRadio Laboratory, Department of Electrical and Computer Engineering, Schulich School of Engineering, University of Calgary, T2N 1N4, Calgary, Alberta, Canada. ahasan@ucalgary.ca.
This study introduces a novel Quadrature Phase Shift Frequency Selective (QPS-FS) receiver. This low-power, tunable receiver offers improved selectivity and clock jitter tolerance, with integrated energy harvesting capabilities.
Area of Science:
- Electrical Engineering
- Radio Frequency (RF) Engineering
- Integrated Circuits
Background:
- Conventional homodyne receivers face limitations in selectivity and robustness against clock jitter.
- Passive mixer (PM) receivers often require complex multi-phase clock generation circuits, increasing power consumption and susceptibility to jitter.
- Energy harvesting in RF receivers remains a challenge, particularly for low-power applications.
Purpose of the Study:
- To propose a novel tunable Quadrature Phase Shift Frequency Selective (QPS-FS) receiver.
- To enhance receiver selectivity, clock jitter tolerance, and reduce power consumption.
- To integrate energy harvesting capabilities for sustainable operation.
Main Methods:
- Integration of baseband to radio frequency (RF) impedance translation for improved selectivity.
- Implementation of broadband quadrature phase shift circuitry in the RF path to eliminate active clock generation.
- Utilizing a single local oscillator clock with a passive clock division network (N switches, N≥4) for jitter tolerance and frequency coverage enhancement.
- Design incorporates reflection of unwanted blocker/interferer signals for potential energy recycling.
Main Results:
- Achieved improved selectivity compared to conventional homodyne receivers.
- Demonstrated enhanced robustness against clock jitter and reduced source clock frequency by a factor of N.
- Expanded frequency coverage by a factor of N.
- Potential for significant reduction in overall receiver system power consumption.
- Successful separation of wanted RF signals from blockers/interferers.
Conclusions:
- The proposed tunable QPS-FS receiver offers a robust, low-power solution with superior selectivity and frequency coverage.
- The integrated energy harvesting capability presents a pathway for sustainable RF receiver design.
- This design effectively mitigates issues associated with clock jitter and blocker interference in RF systems.
More Related Videos
Related Concept Videos
Clamper Circuit
Within this circuit, the diode's orientation prompts the capacitor to charge up to the level of the most negative peak of the input signal. Upon reaching this state, the diode ceases to...
Maximum Power Transfer
By substituting the entire circuit with...
Receiver Operating Characteristic Plot
Energy and Power Signals
Clipper Circuit
The operation of a clipper circuit can be exemplified by analyzing a dual-clipper configuration setup that integrates two ideal diodes, each paired with a biasing...
Cut-off Frequency of BJT
Alpha Cut-Off Frequency: Pertinent to the common-base configuration, the alpha cut-off frequency defines the upper-frequency limit at which the current gain, alpha, remains stable. As...

