Power analysis data set for 4-Bit MOCLA adder
Related Experiment Video
Updated: Feb 17, 2026

In Vitro Multiparametric Cellular Analysis by Micro Organic Charge-modulated Field-effect Transistor Arrays
Published on: September 20, 2021
1Institute of Aeronautical Engineering, Hyderabad 500043, India.
Abstract:
In order to reduce the silicon area of the chip and optimize the power of arithmetic circuits, this paper proposes a low power carry look-ahead BCD (Binary Coded Decimal) adder which uses a four bit MOCLA (Multiplexer and Or gate based Carry Look Ahead Adder) that forms the basic building block. This proposed MOCLA style uses a 2 input MUX, OR gate and GDI (Gate Diffusion Input) based full adder and PG units and it is used for achieving low power in BCD adder circuits.
Related Concept Videos
Block Diagram Reduction
The first step in this process is the identification and relocation of a branch point. A branch point, where a...
Elements of Block Diagrams
A block diagram typically includes essential elements such as comparators, blocks, and feedback loops. Each of these elements...
Operational Amplifiers
Small-Signal Analysis of MOSFET Amplifiers
Phasor Arithmetics
When the derivative of a sinusoid is taken in the time domain, it transforms into its corresponding phasor multiplied by j-omega (jω) in the phasor domain, where j is the imaginary unit, and ω is the angular...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

