Related Experiment Video
Updated: Jan 25, 2026

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
Published on: July 24, 2015
Low temperature below 200 °C solution processed tunable flash memory device without tunneling and blocking layer
Sandip Mondal1,2, V Venkataraman3
1Department of Physics, Indian Institute of Science, Bangalore, 560012, India. sandip@iisc.ac.in.
Abstract:
Intrinsic charge trap capacitive non-volatile flash memories take a significant share of the semiconductor electronics market today. It is challenging to create intrinsic traps in the dielectric layer without high temperature processing steps. The main issue is to optimize the leakage current and intrinsic trap density simultaneously. Moreover, conventional memory devices need the support of tunneling and blocking layers since the charge trapping dielectric layer is incapable of preventing the memory leakage. Here we report a tunable flash memory device without tunneling and blocking layer by combining the discovery of high intrinsic charge traps of more than 1012 cm-2, together with low leakage current of less than 10-7 A cm-2 in solution derived, inorganic, spin-coated dielectric films which were heated at 200 °C or below. In addition, the memory storage capacity is tuned systematically upto 96% by controlling the trap density with increasing heating temperature.
Related Concept Videos
Enthalpy of Solution
Solution Formation
This selective...
General Properties of Solutions
System of Memory
Working Memory
Ideal Solutions

