Related Concept Videos
Synthetic Disvision of Polynomials
Long Division of Polynomials
Complex Zeros
Real Zeros of Polynomials
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Routh-Hurwitz Criterion II
The first scenario occurs when a singular zero appears in the first column of the Routh table. This situation creates a division by zero issues. To resolve this, a small positive or negative number, denoted as epsilon (∈), is substituted for the zero. The stability analysis proceeds by assuming a sign for ∈. If ∈ is positive, any sign change in the first...
You might also read
Related Articles
Articles linked to this work by shared authors, journal, and citation graph.
Upper Bounds on the Multiplicative Complexity of Symmetric Boolean Functions.
Related Experiment Video
Updated: Jan 6, 2026

Gene Digital Circuits Based on CRISPR-Cas Systems and Anti-CRISPR Proteins
Published on: October 18, 2022
Better Circuits for Binary Polynomial Multiplication.
Magnus Gaudal Find1, René Peralta2
1National Institute of Standards and Technology, Gaithersburg, MD 20899.
Researchers developed a new method for Karatsuba-like algorithms in binary polynomial multiplication. This approach improves circuit efficiency for multiplying polynomials over F2, with practical applications demonstrated.
Area of Science:
- Computer Science
- Computational Mathematics
- Algebraic Complexity Theory
Background:
- Polynomial multiplication is a fundamental operation in computer science and cryptography.
- Efficient algorithms for polynomial multiplication over finite fields, such as F2, are crucial for various applications.
- Existing methods, like Karatsuba's algorithm, offer improvements over naive multiplication but can be further optimized.
Purpose of the Study:
- To develop a novel and simplified approach for describing Karatsuba-like algorithms for polynomial multiplication over F2.
- To restrict the search for efficient circuits to a specific class termed 'symmetric bilinear' circuits.
- To derive improved recurrences for the number of gates required in circuits for multiplying binary polynomials.
Main Methods:
- Introduced a new framework for Karatsuba-like algorithms tailored for polynomials over F2.
- Focused on symmetric bilinear circuits, where AND gates compute specific bilinear functions.
- Derived new recurrence relations for M(kn), the gate count for multiplying kn-term polynomials.
Main Results:
- Achieved improved recurrences for M(kn) for k = 4, 5, 6, and 7.
- Successfully built and verified circuits for n-term binary polynomial multiplication for practically relevant values of n.
- Made implemented circuits for n up to 100 publicly available.
Conclusions:
- The developed techniques offer a more efficient way to design circuits for binary polynomial multiplication.
- The focus on symmetric bilinear circuits provides a structured approach to finding optimized algorithms.
- The availability of implemented circuits facilitates further research and practical use in areas requiring efficient polynomial arithmetic.

