Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Characteristics of MOSFET01:17

Characteristics of MOSFET

809
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
809
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

703
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
703
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

491
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
491
MOS Capacitor01:25

MOS Capacitor

1.4K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.4K
Biasing of FET01:22

Biasing of FET

619
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
619
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

800
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
800

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Lavandin cell extract enriched in rosmarinic acid attenuates inflammation via AMPK/Nrf2/HO-1 activation and IKK/IκB/NF-κB inhibition.

BMC plant biology·2026
Same author

Avoid All the Competitive Ones: Dynamics of Altruistic Behavior, Mediators, and Moderators in an Evacuation Drill.

Behavioral sciences (Basel, Switzerland)·2026
Same author

Comparison of Fludarabine Versus Bendamustine as a Lymphodepleting Chemotherapy Prior to CAR-T for Large Cell Lymphoma.

Transplantation and cellular therapy·2026
Same author

A ratiometric fluorescent reporter of mitochondrial sodium.

Nature chemical biology·2026
Same author

STAT6 inhibition of M2 macrophages suppresses tumor growth by modulating the tumor microenvironment in colon cancer model.

Frontiers in immunology·2026
Same author

Antioxidant Supplementation with Caffeine During Rescue In Vitro Maturation Improves Fertilization and Embryo Development in Women of Advanced Maternal Age.

Antioxidants (Basel, Switzerland)·2026

Related Experiment Video

Updated: Dec 27, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.9K

Core Insulator Nanosheet Transistor and Structure Optimization to Improve Gate Electrostatic Characteristics.

Saehoon Joung1, SoYoung Kim1

  • 1Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, 16419, Republic of Korea.

Journal of Nanoscience and Nanotechnology
|March 5, 2020
PubMed
Summary

A new core insulator nano-sheet transistor structure enhances gate controllability for improved electrostatic characteristics. This innovation integrates seamlessly into existing nano-sheet field effect transistor processes, offering a simpler fabrication route.

More Related Videos

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.1K
Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.9K

Related Experiment Videos

Last Updated: Dec 27, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.9K
Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

8.1K
Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.9K

Area of Science:

  • Semiconductor device physics
  • Advanced transistor architectures

Background:

  • Conventional nano-sheet field effect transistors (NFETs) face challenges in electrostatic control at sub-3nm nodes.
  • Improving gate controllability is crucial for next-generation integrated circuits.

Purpose of the Study:

  • To propose and evaluate a novel core insulator NFET structure.
  • To enhance electrostatic characteristics, specifically drain-induced barrier lowering (DIBL) and subthreshold slope (SS).
  • To demonstrate a fabrication process compatible with existing NFET manufacturing.

Main Methods:

  • Technology computer-aided design (TCAD) simulations were employed for device performance analysis.
  • Comparison with conventional FinFET and NFET structures at the sub-3nm technology node.
  • Optimization of device parameters, including oxide thickness and channel stacking.

Main Results:

  • The proposed core insulator NFET exhibits superior DIBL and SS compared to conventional devices.
  • Enhanced gate controllability was confirmed through simulation.
  • The structure is achievable by adding a single oxidation step to the standard NFET process.

Conclusions:

  • The core insulator NFET offers a promising pathway for improved electrostatic performance in advanced semiconductor devices.
  • The simplified fabrication process makes it a viable option for scaled-down transistor technology.
  • Optimal device dimensions are identified for balancing drive current, leakage, and electrostatic integrity.