Related Experiment Video
Updated: Dec 24, 2025

Construction of a Wireless-Enabled Endoscopically Implantable Sensor for pH Monitoring with Zero-Bias Schottky Diode-based Receiver
Published on: August 27, 2021
A 0.6-µW Chopper Amplifier Using a Noise-Efficient DC Servo Loop and Squeezed-Inverter Stage for Power-Efficient
Xuan Thanh Pham1, Ngoc Tan Nguyen1, Van Truong Nguyen1
1School of Electronics and Information, Information and Communication System-on-chip (SoC) Research Center, Kyung Hee University, Yongin 17104, Korea.
This study introduces novel techniques for ultra-low-power, low-noise instrumentation amplifiers (IAs) essential for neural and biopotential signal sensing. The innovations significantly reduce noise and power consumption, improving signal acquisition quality.
Area of Science:
- Electrical Engineering
- Biomedical Engineering
- Analog Integrated Circuit Design
Background:
- Instrumentation amplifiers (IAs) are critical for neural and biopotential signal sensing.
- Existing IA designs often struggle with high power consumption and noise, limiting their application.
- DC servo loops (DSLs) and squeezed-inverter (SQI) stages are common but present noise and mismatch challenges.
Purpose of the Study:
- To develop an ultra-low-power and low-noise instrumentation amplifier for improved neural and biopotential signal sensing.
- To investigate and implement two novel design techniques to overcome limitations in existing IA architectures.
- To enhance signal acquisition quality in sensitive biomedical applications through advanced circuit design.
Main Methods:
- Implemented a noise-efficient DC servo loop (DSL) that reduces DSL noise contribution to 12.5% and eliminates the need for large capacitors.
- Utilized a squeezed-inverter (SQI) stage biased at 2VDSAT to increase bias current for noise reduction while maintaining low power.
- Employed a shared common-mode feedback (CMFB) loop to address mismatch issues in the SQI stage, achieving a high CMRR of 105 dB.
Main Results:
- Fabricated a capacitively-coupled chopper instrumentation amplifier (CCIA) using a 0.18-µm CMOS process.
- Achieved a low noise density of 88 nV/√Hz and an integrated noise of 1.5 µVrms.
- Demonstrated excellent performance with a noise efficiency factor (NEF) of 5.9 and a power efficiency factor (PEF) of 11.4.
Conclusions:
- The proposed design techniques effectively achieve ultra-low-power and low-noise performance for instrumentation amplifiers.
- The developed CCIA is highly suitable for sensitive neural and biopotential signal acquisition.
- The study presents a significant advancement in analog circuit design for biomedical applications.
Related Concept Videos
MOSFET Amplifiers
Cascaded Op Amps
In a cascaded system, each op-amp is referred to as a stage. The output of one stage drives the input of the subsequent stage. As the input signal passes through...
Small-Signal Analysis of MOSFET Amplifiers
Inverting and Non-inverting OpAmps
Clipper Circuit
The operation of a clipper circuit can be exemplified by analyzing a dual-clipper configuration setup that integrates two ideal diodes, each paired with a biasing...
Characteristics of OpAmp

