Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

672
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
672
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

760
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
760
MOSFET01:16

MOSFET

944
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
944
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

460
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
460
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

712
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
712
Characteristics of MOSFET01:17

Characteristics of MOSFET

761
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
761

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

SEM mapping of sequence-specific protein-DNA interactions on long DNA molecules.

Nucleic acids research·2026
Same author

Pulmonary carcinogenic effects of subchronic inhalation exposure with long-term follow-up to polyhexamethylene guanidine phosphate in rats.

Scientific reports·2026
Same author

Topological Engineering of Filler Distributions in Dielectric Composites to Boost High-Temperature Capacitive Energy Storage Performance.

Small (Weinheim an der Bergstrasse, Germany)·2026
Same author

Trans-histone crosstalk establishes distinct H3K79 methylation zones with differential transcriptional functions.

Nucleic acids research·2026
Same author

Insights into the flavonoid composition and antioxidant activity of Jeramon, a novel Korean lemon cultivar.

Food chemistry·2026
Same author

An Insight into the Effects of Five Antibiotics on Haematococcus lacustris.

Current microbiology·2026

Related Experiment Video

Updated: Dec 13, 2025

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

13.3K

High-mobility junction field-effect transistor via graphene/MoS2 heterointerface.

Taesoo Kim1,2, Sidi Fan1,2, Sanghyub Lee1,2

  • 1Center for Integrated Nanostructure Physics (CINAP), Institute for Basic Science (IBS), Sungkyunkwan University, Suwon, 16419, Republic of Korea.

Scientific Reports
|August 6, 2020
PubMed
Summary
This summary is machine-generated.

We developed a graphene/molybdenum disulfide (MoS2) heterojunction field-effect transistor (JFET) that significantly boosts carrier mobility. This new JFET design achieves high on/off ratios and enhanced performance for advanced electronic applications.

More Related Videos

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.9K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

10.1K

Related Experiment Videos

Last Updated: Dec 13, 2025

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

13.3K
Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.9K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

10.1K

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Nanotechnology

Background:

  • Monolayer molybdenum disulfide (MoS2) has a direct bandgap and moderate carrier mobility.
  • Graphene (Gr) offers excellent carrier mobility but has a zero bandgap.
  • Achieving high on/off current ratios and high carrier mobility simultaneously in transistors remains a challenge.

Purpose of the Study:

  • To investigate the effect of two-dimensional layered materials on transistor performance.
  • To propose and demonstrate a graphene/molybdenum disulfide (Gr/MoS2) heterojunction platform.
  • To enhance carrier mobility while maintaining a high on/off current ratio in field-effect transistors.

Main Methods:

  • Fabrication of a Gr/MoS2 heterojunction junction field-effect transistor (JFET).
  • Utilizing a wide back-gate bias (VBG) to tune the Fermi level of graphene.
  • Analyzing carrier transport mechanisms through transconductance derivative profiles.

Main Results:

  • The Gr/MoS2 JFET demonstrated a ~10-fold enhancement in carrier mobility (~100 cm2 V-1 s-1) compared to monolayer MoS2.
  • A high on/off current ratio of ~108 was maintained at room temperature.
  • Modulation of the Schottky barrier height (SBH) from 528 meV (n-MoS2/p-Gr) to 116 meV (n-MoS2/n-Gr) was achieved by tuning the graphene Fermi level via back-gate bias.
  • Double humps in the transconductance derivative profile indicated barrier height control through electrostatic doping.

Conclusions:

  • The Gr/MoS2 heterojunction platform effectively enhances carrier mobility in field-effect transistors.
  • Electrostatic doping via back-gate bias is a viable method to control the Schottky barrier height and optimize device performance.
  • This JFET design offers a promising approach for next-generation electronic devices requiring high mobility and high on/off ratios.