Related Experiment Video
Updated: Dec 11, 2025

Iron Nanowire Fabrication by Nano-Porous Anodized Aluminum and its Characterization
Published on: October 6, 2019
3D superconducting hollow nanowires with tailored diameters grown by focused He+ beam direct writing
Rosa Córdoba1, Alfonso Ibarra2, Dominique Mailly3
1Instituto de Ciencia Molecular, Universitat de València, Catedrático José Beltrán 2, 46980 Paterna, Spain.
Abstract:
Currently, the patterning of innovative three-dimensional (3D) nano-objects is required for the development of future advanced electronic components. Helium ion microscopy in combination with a precursor gas can be used for direct writing of three-dimensional nanostructures with a precise control of their geometry, and a significantly higher aspect ratio than other additive manufacturing technologies. We report here on the deposition of 3D hollow tungsten carbide nanowires with tailored diameters by tuning two key growth parameters, namely current and dose of the ion beam. Our results show the control of geometry in 3D hollow nanowires, with outer and inner diameters ranging from 36 to 142 nm and from 5 to 28 nm, respectively; and lengths from 0.5 to 8.9 µm. Transmission electron microscopy experiments indicate that the nanowires have a microstructure of large grains with a crystalline structure compatible with the face-centered cubic WC1- phase. In addition, 3D electron tomographic reconstructions show that the hollow center of the nanowires is present along the whole nanowire length. Moreover, these nanowires become superconducting at 6.8 K and show high values of critical magnetic field and critical current density. Consequently, these 3D nano-objects could be implemented as components in the next generation of electronics, such as nano-antennas and sensors, based on 3D superconducting architectures.
More Related Videos
08:07Ultrahigh Density Array of Vertically Aligned Small-molecular Organic Nanowires on Arbitrary Substrates
Published on: June 18, 2013
09:14Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
Published on: December 7, 2017