Related Experiment Video
Updated: Dec 9, 2025

Monolayer Contact Doping of Silicon Surfaces and Nanowires Using Organophosphorus Compounds
Published on: December 2, 2013
Perovskite Core-Shell Nanowire Transistors: Interfacial Transfer Doping and Surface Passivation
You Meng, Zhengxun Lai, Fangzhou Li
1Shenzhen Research Institute, City University of Hong Kong, Shenzhen 518057, P. R. China.
Abstract:
While halide perovskite electronics are rapidly developing, they are greatly limited by the inferior charge transport and poor stability. In this work, effective surface charge transfer doping of vapor-liquid-solid (VLS)-grown single-crystalline cesium lead bromide perovskite (CsPbBr3) nanowires (NWs) via molybdenum trioxide (MoO3) surface functionalization is achieved. Once fabricated into NW devices, due to the efficient interfacial charge transfer and reduced impurity scattering, a 15× increase in the field-effect hole mobility (μh) from 1.5 to 23.3 cm2/(V s) is accomplished after depositing the 10 nm thick MoO3 shell. This enhanced mobility is already better than any mobility value reported for perovskite field-effect transistors (FETs) to date. The photodetection performance of these CsPbBr3/MoO3 core-shell NWs is also investigated to yield a superior responsivity (R) up to 2.36 × 103 A/W and an external quantum efficiency (EQE) of over 5.48 × 105% toward the 532 nm regime. Importantly, the MoO3 shell can provide excellent surface passivation to the CsPbBr3 NW core that minimizes the diffusion of detrimental water and oxygen molecules, improving the air stability of CsPbBr3/MoO3 core-shell NW devices. All these findings evidently demonstrate the surface doping as an enabling technology to realize high-mobility and air-stable low-dimensional halide perovskite devices.
More Related Videos
Related Concept Videos
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
P-N junction
Schottky Barrier Diode
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...

