Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.2K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.2K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

629
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
629

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Perceptions and experiences of patients with stable coronary heart disease participating in shared decision-making: a qualitative study in China.

BMJ open·2026
Same author

Switchable band alignment in 2D-perovskite/WS<sub>2</sub>heterostructures for tunable exciton transport and valley polarization.

Reports on progress in physics. Physical Society (Great Britain)·2026
Same author

Dietary <i>Lonicera japonica</i> supplementation modulates cecal gut microbial composition and metabolomic profiles in weaned piglets.

Frontiers in veterinary science·2026
Same author

Coherent 2D-3D van der Waals perovskite epitaxial heterostructures.

Nature nanotechnology·2026
Same author

Deployment, dispatch, and delivery: a scoping review of drone-delivered AED for out-of-hospital cardiac arrest.

Frontiers in public health·2026
Same author

Protocol for a single-blind, single-centre, parallel-group, non-inferiority randomised controlled trial: comparison of oxygenation stability between different ventilators in mechanically ventilated patients during intrahospital and interhospital transport.

BMJ open·2026

Related Experiment Video

Updated: Nov 25, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.2K

Multistate Memory Enabled by Interface Engineering Based on Multilayer Tungsten Diselenide.

Hongzhi Shen1, Junwen Ren1, Junze Li1

  • 1School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China.

ACS Applied Materials & Interfaces
|December 17, 2020
PubMed
Summary
This summary is machine-generated.

Multistate data storage was achieved using tungsten diselenide (WSe2) transistors by engineering interface trap states. This method offers high storage capability and endurance for advanced electronic devices.

Keywords:
WSe2hydroxyl groupinterface statesmemorymultistate

More Related Videos

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
10:40

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

8.5K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.5K

Related Experiment Videos

Last Updated: Nov 25, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.2K
A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
10:40

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

8.5K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.5K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Solid State Physics

Background:

  • The demand for miniaturized memory devices with high data storage capacity is increasing.
  • Atomically thin two-dimensional (2D) transition metal dichalcogenides (TMDs) are suitable for flexible electronics and high-density integration.
  • Multistate memory devices based on TMDs offer significant potential for data storage applications.

Purpose of the Study:

  • To develop multistate data storage capabilities in transistors.
  • To investigate the role of interface engineering in achieving multistate memory effects.
  • To explore the potential of tungsten diselenide (WSe2) for high-performance memory devices.

Main Methods:

  • Fabrication of multilayer WSe2 transistors on SiO2 substrates.
  • Interface engineering by controlling trapped water and oxygen molecules.
  • Utilizing laminated gold thin film electrodes for improved contact interfaces.
  • Employing oxygen plasma treatment to manipulate interface trap states.

Main Results:

  • Achieved multistate data storage in WSe2 transistors by controlling gate voltage pulses.
  • Demonstrated a large switching ratio of up to 10^5 with high cycling endurance.
  • Identified trapped H2O/O2 molecules at the SiO2/WSe2 interface as key to multistate behavior and hysteresis.
  • Showcased the ability to manipulate memory performance via oxygen plasma treatment.

Conclusions:

  • Interface engineering is a viable strategy for creating multistate memory devices.
  • WSe2 transistors exhibit promising characteristics for high-density data storage.
  • Control over interface trap states offers a pathway for tunable memory device performance.
  • This work provides insights into trap state-associated applications in 2D materials.