Fermi-Level Tuning of G-Doped Layers

Avto Tavkhelidze1, Amiran Bibilashvili2, Larissa Jangidze1,2

  • 1Center of Nanotechnology for Renewable Energy, Ilia State University, Cholokashvili Ave. 3-5, Tbilisi, GA 0162, USA.

Summary

Geometry-induced doping in silicon nanogratings (NG) tunes the Fermi level. Optimal doping occurs at 10 nm NG depth, with effects varying by silicon substrate type and decreasing with greater depths.

Related Concept Videos

Fermi Level01:18

Fermi Level

The Fermi-Dirac function is represented by an S-shaped curve indicating the probability of an energy state being occupied by an electron at a given temperature. The Fermi level is the energy level at which there is a fifty percent chance of finding an electron, and it is positioned between the lower-energy valence band and the higher-energy conduction band.
At absolute zero temperature, electrons fill all energy states up to the Fermi level, leaving upper states empty. As the temperature rises,...
1.2K
Fermi Level Dynamics01:12

Fermi Level Dynamics

The vacuum level denotes the energy threshold required for an electron to escape from a material surface. It is usually positioned above the conduction band of a semiconductor and acts as a benchmark for comparing electron energies within various materials.
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
462
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
426
Biasing of FET01:22

Biasing of FET

Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
458
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
594
Biasing of P-N Junction01:16

Biasing of P-N Junction

The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
1.3K