Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Characteristics of MOSFET01:17

Characteristics of MOSFET

607
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
607
Small-Signal Analysis of MOSFET Amplifiers01:23

Small-Signal Analysis of MOSFET Amplifiers

836
In small-signal analysis, a MOSFET transistor amplifier acts as a linear amplifier when operating in its saturation region. The gate-to-source voltage (VGS) of the MOSFET is the sum of the DC biasing voltage and the small time-varying input signal. This combination sets up the operating point and modulates the drain current (ID) that flows from the drain to the source. When a small AC signal is superimposed on the DC bias voltage at the gate, the instantaneous drain current comprises three...
836
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

563
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
563
Biasing of FET01:22

Biasing of FET

425
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
425
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

582
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
582
MOSFET01:16

MOSFET

741
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
741

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Polarity-Programmable Bismuth Oxide Overlayers on Bi(111)/MoS<sub>2</sub> Heterostructures via Oxidation and Annealing.

The journal of physical chemistry letters·2026
Same author

Intrinsically stretchable large-area pixelated electrochromic displays via direct photopatterning.

Nature communications·2026
Same author

Doping-Free Polymer Nanoparticle Engineering of n-Type Organic Mixed Ion-Electron Conductors for Enhancement-Mode Organic Electrochemical Transistors.

Macromolecular rapid communications·2026
Same author

Tunable Hydrogen Dynamics Under Electrical Bias for Neuromorphic Memory Applications.

ACS applied materials & interfaces·2026
Same author

Finding Effects of Sequential Housing Price Control Policies Using Various Forms of Difference in Differences.

Evaluation review·2025
Same author

Introduction of RKKY-pMTJ-Based Ultrafast Magnetic Sensor Architecture and Magnetic Multilayer Optimization.

Sensors (Basel, Switzerland)·2025

Related Experiment Video

Updated: Nov 6, 2025

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing
10:45

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing

Published on: August 29, 2025

380

Parasitic Current Induced by Gate Overlap in Thin-Film Transistors.

Hyeon-Jun Lee1, Katsumi Abe2, June-Seo Kim1

  • 1Institute of Convergence, Daegu Gyeonbuk Institute of Science & Technology (DGIST), Daegu 42988, Korea.

Materials (Basel, Switzerland)
|May 5, 2021
PubMed
Summary

Investigating oxide semiconductor transistors reveals a dual current phenomenon in regions without gate overlap. This parasitic current increases with distance from the gate electrode, impacting device performance.

Keywords:
a-IGZObarrier loweringhumpoxide semiconductor

More Related Videos

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.5K
Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.7K

Related Experiment Videos

Last Updated: Nov 6, 2025

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing
10:45

Fabrication of a Solution-gated Indium-Tin-Oxide-based One-piece Transistor Enabling Sensitive Biosensing

Published on: August 29, 2025

380
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.5K
Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.7K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Semiconductor Physics

Background:

  • Oxide semiconductors are crucial for novel electronic devices and integrated circuits.
  • Gate-overlay defects in these devices exhibit increasingly diverse effects.
  • Understanding transistor geometry's impact on electrical properties is vital.

Purpose of the Study:

  • To analyze transistor electrical properties influenced by gate-semiconductor geometry.
  • To reproduce and understand phenomena related to gate overlap variations.
  • To investigate the generation and behavior of parasitic currents in oxide semiconductor transistors.

Main Methods:

  • Experimental analysis of electrical properties based on gate geometry.
  • 3D simulations to model current behavior and parasitic effects.
  • Laser-enhanced 2D transport measurements for visual representation of current paths.

Main Results:

  • A dual current was experimentally observed in semiconductor regions lacking gate overlap.
  • 3D simulations confirmed that parasitic current magnitude increases with distance from the gate electrode.
  • Laser-enhanced measurements visually verified the generation and path of parasitic currents.

Conclusions:

  • The dual current flow in transistors is induced by electrical potential imbalance.
  • This imbalance occurs specifically in the semiconductor active layer where gate electrodes do not overlap.
  • Understanding these parasitic effects is key for optimizing oxide semiconductor device design.