Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Related Concept Videos

Biasing of Metal-Semiconductor Junctions

Biasing of Metal-Semiconductor Junctions

Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by

Same author

High-fidelity transfer of epitaxial-grade crystalline Au microstructures for optoelectronic applications.

Nanotechnology·2026

Same author

Polarization-State-Driven Band Engineering Enabling Mobility Bidirectional Modulation and Photodetection Enhancement in SnS<sub>2</sub>/In<sub>2</sub>Se<sub>3</sub> Heterostructures.

ACS applied materials & interfaces·2026

Same author

Electrochemical selective epitaxial growth of Au microstructures at wafer scale.

Nanotechnology·2026

Same author

Phase Modulation for Quadruplex Channels of Arbitrary Orthogonal Polarization States via Bilayer Metasurfaces.

Nanophotonics (Berlin, Germany)·2026

Same author

Air-Processed Perovskites Enabled by an Interface-Reconstruction Strategy for High-Performance Light-Emitting Diodes.

Nano letters·2025

Same author

Off-axis bifocal metalens for displacement measurement.

Nanotechnology·2024

Search research articles

Related Experiment Video

Updated: Nov 1, 2025

Selective Area Modification of Silicon Surface Wettability by Pulsed UV Laser Irradiation in Liquid Environment

Selective Area Modification of Silicon Surface Wettability by Pulsed UV Laser Irradiation in Liquid Environment

Published on: November 9, 2015

Spatioselective Growth on Homogenous Semiconductor Substrates by Surface State Modulation.

Lin Han, Jie Lin, Jun Liu¹

¹Key Laboratory of Semiconductor Materials Science, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China.

|June 28, 2021

Summary

Researchers developed a novel electrochemical deposition technique for selective nanostructure growth on 3D semiconductor substrates. This method enables precise fabrication of metals, oxides, and semiconductors for advanced electronic and photonic applications.

Keywords:

electrochemistry nanofabrication semiconductor spatioselectivity surface state

More Related Videos

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Published on: July 17, 2020

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

Related Experiment Videos

Last Updated: Nov 1, 2025

Selective Area Modification of Silicon Surface Wettability by Pulsed UV Laser Irradiation in Liquid Environment

Selective Area Modification of Silicon Surface Wettability by Pulsed UV Laser Irradiation in Liquid Environment

Published on: November 9, 2015

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Published on: July 17, 2020

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

Area of Science:

Materials Science
Nanotechnology
Electrochemistry

Background:

Traditional nanofabrication struggles with direct growth on complex nanostructured substrates.
Achieving selective material deposition on three-dimensional (3D) surfaces remains a significant challenge.

Purpose of the Study:

To introduce a new technology for convenient and selective growth of nanostructures directly on homogeneous 3D semiconductor substrates.
To demonstrate the utility of this process for photoelectrochemical applications.

Main Methods:

Utilizing surface states modulated electrochemical deposition for selective growth.
Preparing metals, metal oxides, and compound semiconductor structures with high fidelity.
Decorating silicon microwires with specific catalysts (cuprous oxide and cobalt oxides).

Main Results:

Successful selective growth of diverse nanostructures (metals, oxides, semiconductors) on 3D substrates.
Achieved high fidelity fabrication across a wide scale range (10 nm to hundreds of microns).
Demonstrated selective catalyst deposition on silicon microwire sidewalls and tips for photoelectrochemical applications.

Conclusions:

A new concept for selective fabrication on homogeneous 3D semiconductor substrates has been established.
This technology holds significant promise for advancements in photoelectronics, photoelectrochemistry, photonics, and microelectronics.
The method offers a versatile platform for complex nanostructure engineering.