Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

384
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
384

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Circular and athermal atmospheric CO<sub>2</sub> capture by food waste-derived amyloid sorbents.

Proceedings of the National Academy of Sciences of the United States of America·2026
Same author

Synthesis and pyroelectric response of disperse red 1 functionalized silicones: cyclic monomer, homopolymer, and block copolymer derivatives.

Materials horizons·2026
Same author

Photothermal-Activated Antibacterial Amyloid-Polyphenol-Iron Hydrogels for Synergistic Wound Healing.

Advanced healthcare materials·2026
Same author

Resolving liquid-to-glass transitions of water under soft nanoconfinement.

Nature communications·2026
Same author

Exact Stoichiometry Far-Off Neutrality Catanionic Nanotubes: Unconventional Self-Assembly of Oppositely Charged Surfactants.

Journal of the American Chemical Society·2026
Same author

Competition Between Liquid-Liquid Crystalline Phase Separation (LLCPS) and Liquid-Liquid Phase Separation (LLPS) in Amyloid Fibril Colloidal Systems.

Advanced science (Weinheim, Baden-Wurttemberg, Germany)·2026

Related Experiment Video

Updated: Oct 26, 2025

Plasmonic Trapping and Release of Nanoparticles in a Monitoring Environment
09:13

Plasmonic Trapping and Release of Nanoparticles in a Monitoring Environment

Published on: April 4, 2017

7.8K

Interconnect-Free Multibit Arithmetic and Logic Unit in a Single Reconfigurable 3 μm2 Plasmonic Cavity.

Upkar Kumar1, Aurélien Cuche1, Christian Girard1

  • 1CEMES CNRS UPR 8011 and University of Toulouse, 29 rue J. Marvig, 31055 Toulouse, France.

ACS Nano
|July 26, 2021
PubMed
Summary

Researchers developed interconnect-free plasmonic logic gates using metal plasmons. These gates can be reconfigured into arithmetic logic units (ALUs), overcoming limitations in conventional integrated circuits for faster, more energy-efficient computing.

Keywords:
cavity modeshalf-adderlogic gatesnonlinear photoluminescenceplasmonicsreconfigurable device

More Related Videos

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.9K
Fabrication and Operation of a Nano-Optical Conveyor Belt
11:10

Fabrication and Operation of a Nano-Optical Conveyor Belt

Published on: August 26, 2015

11.8K

Related Experiment Videos

Last Updated: Oct 26, 2025

Plasmonic Trapping and Release of Nanoparticles in a Monitoring Environment
09:13

Plasmonic Trapping and Release of Nanoparticles in a Monitoring Environment

Published on: April 4, 2017

7.8K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.9K
Fabrication and Operation of a Nano-Optical Conveyor Belt
11:10

Fabrication and Operation of a Nano-Optical Conveyor Belt

Published on: August 26, 2015

11.8K

Area of Science:

  • Optoelectronics
  • Nanotechnology
  • Integrated Circuits

Background:

  • Conventional integrated circuits face limitations due to the interconnect bottleneck, causing power dissipation and limiting clock rates.
  • Optical interchip communication offers a faster, energy-saving alternative but lacks generic on-chip optical processing capabilities.
  • Existing solutions require complex designs and cascaded circuitry for optical information processing.

Purpose of the Study:

  • To develop interconnect-free, ultracompact plasmonic Boolean logic gates.
  • To demonstrate the reconfiguration of these gates into computing arithmetic logic units (ALUs) without redesign.
  • To address the limitations of conventional integrated circuits in information processing.

Main Methods:

  • Utilized metal plasmons, leveraging their dual optical and electronic compatibility.
  • Engineered a single 2.6 μm² planar gold cavity to tailor the plasmon mode landscape.
  • Demonstrated all 2-input logic gates and their reconfiguration using multi-input excitation and phase control.

Main Results:

  • Successfully forged and demonstrated interconnect-free, ultracompact plasmonic Boolean logic gates.
  • Showcased facile reconfiguration of these gates into computing ALUs without cascaded circuitry.
  • Achieved an arithmetic 2-bit adder through multi-input excitation and phase control on the plasmonic platform.

Conclusions:

  • Metal plasmonics offer a viable platform for realizing reconfigurable, interconnect-free optical computing elements.
  • The developed plasmonic logic gates and ALUs overcome the interconnect bottleneck in conventional electronics.
  • This approach enables higher complexity and potential for advanced optical information processing on a single chip.