Related Experiment Video
Updated: Oct 5, 2025

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
Published on: June 3, 2015
Design and Implementation of Charge Pump Phase-Locked Loop Frequency Source Based on GaAs pHEMT Process
Ranran Zhao1, Yuming Zhang1, Hongliang Lv1
1Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices, School of Microelectronics, Xidian University, Xi'an 710071, China.
Abstract:
This paper realized a charge pump phase locked loop (CPPLL) frequency source circuit based on 0.15 μm Win GaAs pHEMT process. In this paper, an improved fully differential edge-triggered frequency discriminator (PFD) and an improved differential structure charge pump (CP) are proposed respectively. In addition, a low noise voltage-controlled oscillator (VCO) and a static 64:1 frequency divider is realized. Finally, the phase locked loop (PLL) is realized by cascading each module. Measurement results show that the output signal frequency of the proposed CPPLL is 3.584 GHz-4.021 GHz, the phase noise at the frequency offset of 1 MHz is -117.82 dBc/Hz, and the maximum output power is 4.34 dBm. The chip area is 2701 μm × 3381 μm, and the power consumption is 181 mw.
Related Concept Videos
Phase-lead and Phase-lag Controllers
Time and frequency -Domain Interpretation of Phase-lead Control
The design of phase-lead control involves the strategic placement of poles and zeros to balance steady-state error and system...
Time and frequency -Domain Interpretation of Phase-lag Control
Phase-lag controllers do not place a pole at zero, but instead influence the steady-state error by amplifying any...
MOSFET Amplifiers
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

