Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

555
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
555
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

359
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
359
Biasing of FET01:22

Biasing of FET

383
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
383
Field Effect Transistor01:29

Field Effect Transistor

641
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
641
MOS Capacitor01:25

MOS Capacitor

1.0K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.0K
Types of Semiconductors01:20

Types of Semiconductors

988
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
988

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

On-chip quadratically nonlinear photodetector.

Nature communications·2026
Same author

One-dimensional wide-bandgap semiconductor β-Ga<sub>2</sub>O<sub>3</sub> nanorods for high-performance solar-blind ultraviolet photodetectors.

Nanoscale·2026
Same author

Pulsed Spray Pyrolysis for High-Quality Bismuth Ferrite Thin Films: Bi Content Enabled Tuning of Photoresponse, Ferroelectric Domains, and Charge Separation for Energy Harvesting Applications.

ACS omega·2026
Same author

Quantitative determination of in-plane optical anisotropy by surface plasmon resonance holographic microscopy.

Light, science & applications·2026
Same author

Negative Quantum Capacitance-Driven Photonic Synapse with Ultralow Energy Consumption and Year-Scale Retention.

ACS nano·2026
Same author

Resonance Tuning of Localized Excitons via a Plasmonic Nanocavity.

ACS nano·2026
Same journal

Reconfigurable 2D Floating-Gate Field-Effect Transistors with Graphene-Induced Interfacial Polarization for Unified Memory-Logic Integration.

ACS nano·2026
Same journal

Bioinstructive Hybrid Scaffold Integrating Phosphoinositide 3-Kinase-Akt and Complementary Survival Pathways for Kidney Regeneration.

ACS nano·2026
Same journal

Robust Quantum Cutting via Halide-Bearing Ligand Passivation and Gradient Halide Reconstruction for Ultrabroadband Ultraviolet-to-Near-Infrared Photodetection and Imaging.

ACS nano·2026
Same journal

Engineering Interferon-γ-Enhanced Chimeric Antigen Receptor Macrophages via Lipid-Assisted Polymeric Nanoparticles for Cancer Immunotherapy.

ACS nano·2026
Same journal

Self-Assembly of Dual-Metal-Substituted Polyoxometalates into Two-Dimensional Superstructures for Highly Selective Electrocatalytic Imine Synthesis.

ACS nano·2026
Same journal

Dual-Function Halide Exchange Strategy for Simultaneous Sn<sup>4+</sup> Elimination and Stability Enhancement in Pb-Sn Mixed Perovskite Solar Cells.

ACS nano·2026
See all related articles

Related Experiment Video

Updated: Oct 4, 2025

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
10:40

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

8.3K

Dual-Ferroelectric-Coupling-Engineered Two-Dimensional Transistors for Multifunctional In-Memory Computing.

Zheng-Dong Luo1, Siqing Zhang1, Yan Liu1

  • 1State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an 710071, P. R. China.

ACS Nano
|February 11, 2022
PubMed
Summary
This summary is machine-generated.

Dual-gate 2D ferroelectric field-effect transistors (FeFETs) enable in-memory computing, performing both digital logic and analog synaptic functions. This breakthrough offers a path beyond silicon CMOS for efficient, multifunctional computing hardware.

Keywords:
2D materialsartificial synapsedual-gate structureferroelectric field-effect transistorslogic-in-memory

More Related Videos

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.2K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Related Experiment Videos

Last Updated: Oct 4, 2025

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
10:40

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

8.3K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.2K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Computer Engineering

Background:

  • Silicon CMOS technology faces limitations for data-intensive computation.
  • In-memory computing offers a paradigm shift from the von Neumann architecture to reduce energy and time consumption.
  • Novel materials and device platforms are needed for advanced in-memory computing hardware.

Purpose of the Study:

  • To explore dual-gate two-dimensional ferroelectric field-effect transistors (2D FeFETs) for in-memory computing.
  • To demonstrate the device's capability for both nonvolatile logic gates and artificial synapses.
  • To showcase the potential for multifunctional computing hardware.

Main Methods:

  • Utilized dual-gate 2D FeFETs based on MoS2 and MoTe2.
  • Investigated the dual-ferroelectric-coupling effect to diversify electrostatic behaviors.
  • Constructed a half-adder circuit and simulated an artificial neural network.

Main Results:

  • Achieved rich logic functionalities (AND, OR, XNOR) in unipolar and ambipolar 2D FeFETs.
  • Successfully built an area-efficient two-transistor half-adder circuit using heterogeneous 2D FeFETs.
  • Demonstrated key synaptic functions at the device level and simulated a neural network.

Conclusions:

  • Dual-gate 2D FeFETs are promising for multifunctional in-memory computing hardware.
  • These devices can perform both digital and analog computations simultaneously.
  • The findings highlight a new platform for next-generation computing beyond silicon CMOS.