Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of FET01:22

Biasing of FET

381
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
381
Field Effect Transistor01:29

Field Effect Transistor

628
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
628
MOS Capacitor01:25

MOS Capacitor

1.0K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.0K
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

510
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
510
MOSFET01:16

MOSFET

624
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
624
Characteristics of MOSFET01:17

Characteristics of MOSFET

531
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
531

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Dual-directional CIM-based non-volatile SRAM for instant-on/off energy-constrained edge AI devices.

Scientific reports·2026
Same author

Layer-specific approximate multipliers for energy-precision trade-offs in convolutional neural networks.

Scientific reports·2025
Same author

A novel obfuscation method based on majority logic for preventing unauthorized access to binary deep neural networks.

Scientific reports·2025
Same author

Publisher Correction: A robust deep learning attack immune MRAM-based physical unclonable function.

Scientific reports·2024
Same author

A robust deep learning attack immune MRAM-based physical unclonable function.

Scientific reports·2024
Same author

Versatility Investigation of Grown Titanium Dioxide Nanoparticles and Their Comparative Charge Storage for Memristor Devices.

Micromachines·2023

Related Experiment Video

Updated: Sep 30, 2025

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
10:40

A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

Published on: April 8, 2018

8.3K

Ultra-Efficient and Robust Auto-Nonvolatile Schmitt Trigger-Based Latch Design Using Ferroelectric CNTFET Technology.

Mohammad Khaleqi Qaleh Jooq, Mohammad Hossein Moaiyeri, Alaaddin Al-Shidaifat

    IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control
    |March 10, 2022
    PubMed
    Summary

    This study introduces an ultracompact Schmitt trigger (ST) using ferroelectric carbon nanotube field-effect transistors (Fe-CNTFETs). The novel design offers significant energy savings and improved soft error resilience for nonvolatile nanoscale circuits.

    More Related Videos

    In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
    09:49

    In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

    Published on: May 13, 2020

    4.2K
    Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
    11:44

    Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators

    Published on: August 15, 2014

    10.4K

    Related Experiment Videos

    Last Updated: Sep 30, 2025

    A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy
    10:40

    A Fabrication and Measurement Method for a Flexible Ferroelectric Element Based on Van Der Waals Heteroepitaxy

    Published on: April 8, 2018

    8.3K
    In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
    09:49

    In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

    Published on: May 13, 2020

    4.2K
    Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
    11:44

    Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators

    Published on: August 15, 2014

    10.4K

    Area of Science:

    • Nanoscale electronics and circuit design.
    • Solid-state physics and materials science.
    • Advanced semiconductor device engineering.

    Background:

    • Schmitt triggers (STs) are crucial for noise immunity in nanoscale circuits.
    • Existing ST designs often require complex structures and lack nonvolatility.
    • Ferroelectric carbon nanotube field-effect transistors (Fe-CNTFETs) offer unique properties for novel circuit applications.

    Purpose of the Study:

    • To propose and validate an ultracompact Schmitt trigger (ST) using Fe-CNTFETs.
    • To demonstrate the nonvolatile operation and soft error hardening capabilities of the proposed ST.
    • To achieve significant reductions in transistor count and energy consumption.

    Main Methods:

    • Design of a two-transistor ST utilizing the negative capacitance effect of Fe-CNTFETs.
    • Implementation of a robust ST latch with inherent soft error hardening.
    • Extensive circuit simulations to evaluate performance metrics including transistor count, energy savings, and critical charge tolerance.

    Main Results:

    • The proposed ST latch uses an average of 34% fewer transistors and achieves 79% greater energy savings compared to conventional designs.
    • Demonstrated 5.6 times higher average critical charge tolerance, indicating enhanced robustness against single-event upsets (SEUs).
    • Achieved auto-nonvolatility, providing immunity to sudden power outages without additional components.

    Conclusions:

    • Fe-CNTFET technology enables the design of ultracompact, energy-efficient, and nonvolatile ST latches.
    • The proposed ST latch offers superior performance and resilience, paving the way for advanced nanoscale systems.
    • This work highlights new possibilities for designing robust nonvolatile memory elements using ferroelectric nanodevices.