Related Experiment Video
Updated: Sep 23, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
Published on: April 12, 2018
Recessed-Channel WSe2 Field-Effect Transistor via Self-Terminated Doping and Layer-by-Layer Etching
Dongryul Lee1, Yongha Choi1, Junghun Kim1
1School of Chemical and Biological Engineering, Korea University, Seoul 02841, South Korea.
This study introduces a new fabrication method for ultrathin tungsten diselenide (WSe2) field-effect transistors (FETs). The process achieves low contact resistance and high on/off current ratios, crucial for advanced semiconductor devices.
Area of Science:
- Semiconductor Physics
- Materials Science
- Nanotechnology
Background:
- Selective ion implantation is effective for Si and III-V semiconductors but not ultrathin van der Waals materials.
- Achieving low contact resistance and high on/off ratios is critical for advanced FETs.
Purpose of the Study:
- To develop a self-aligned fabrication process for ultrathin tungsten diselenide (WSe2) field-effect transistors (FETs).
- To enable low contact resistance and high on/off current ratios in WSe2 FETs.
Main Methods:
- A self-aligned process combining self-terminated p-doping and layer-by-layer chemical etching.
- Damage-free thinning of WSe2 channels to approximately 1.4 nm.
- Utilizing ultraviolet-ozone treatment to form a self-terminated tungsten oxide (WOx) layer for p-doping.
Main Results:
- Achieved low contact resistance (0.9-6.1 kΩ·μm) and a high on/off current ratio (>10^8).
- Demonstrated a field-effect mobility of approximately 190 cm²/V·s.
- The process is reproducible and does not require post-annealing.
Conclusions:
- The developed method facilitates the fabrication of high-performance recessed-channel WSe2 FETs.
- This approach is applicable to advanced two-dimensional semiconductor devices and post-silicon complementary metal-oxide semiconductor technologies.
More Related Videos
11:25Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
Published on: April 21, 2016
08:50Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
Published on: November 28, 2017
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...