Related Experiment Video
Updated: Sep 3, 2025

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
Published on: January 19, 2018
A Timing-Based Split-Path Sensing Circuit for STT-MRAM.
Bayartulga Ishdorj1, Jeongyeon Kim1, Jae Hwan Kim1
1Department of Electronics Engineering, Incheon National University, Incheon 22012, Korea.
Spin-transfer torque magnetoresistive random access memory (STT-MRAM) requires advanced sensing circuits for reliable operation. A novel timing-based split-path sensing circuit (TSSC) significantly improves read yield by minimizing voltage mismatch effects.
Area of Science:
- Semiconductor device physics
- Integrated circuit design
- Non-volatile memory technologies
Background:
- Spin-transfer torque magnetoresistive random access memory (STT-MRAM) offers a compelling alternative for universal memory due to its cost and performance advantages.
- Scaling challenges and decreasing supply voltages in deep submicron technologies necessitate advanced sensing circuits (SC) for reliable STT-MRAM operation.
- Conventional split-path sensing circuits (SPSC) face limitations in read yield due to process fluctuations and threshold voltage mismatches.
Purpose of the Study:
- To propose a novel timing-based split-path sensing circuit (TSSC) for STT-MRAM applications.
- To enhance the read yield of STT-MRAMs in advanced technology nodes.
- To address the limitations of conventional sensing circuits in mitigating threshold voltage mismatch effects.
Main Methods:
- Development of a timing-based dynamic reference voltage technique within the split-path sensing circuit architecture.
- Implementation and simulation of the proposed TSSC using industry-compatible 28-nm model parameters.
- Comparative analysis of TSSC against conventional SPSC under nominal supply voltage (VDD = 1.0 V) considering iso-area and iso-power constraints.
Main Results:
- The proposed TSSC achieves a 42% higher read access pass yield compared to the conventional SPSC.
- Monte Carlo simulations confirm the effectiveness of the TSSC in minimizing threshold voltage mismatch effects.
- The TSSC demonstrates improved read yield at a nominal VDD of 1.0 V, albeit with a 1.75x increase in sensing time.
Conclusions:
- The timing-based split-path sensing circuit (TSSC) presents a viable solution for improving the read yield of STT-MRAMs in advanced technology nodes.
- The TSSC effectively mitigates threshold voltage mismatch issues, leading to significant performance gains.
- The proposed TSSC offers a promising approach for future STT-MRAM designs requiring high reliability and yield.
Related Concept Videos
Bipolar Junction Transistor
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Restarting Stalled Replication Forks
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...

