Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of FET01:22

Biasing of FET

356
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
356
Field Effect Transistor01:29

Field Effect Transistor

535
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
535
Integration of Synaptic Events01:28

Integration of Synaptic Events

1.8K
Synaptic integration mainly includes the summation of graded potentials. Graded potentials, regardless of their type, cause subtle alterations in membrane voltage, resulting in either depolarization or hyperpolarization. These incremental changes, when combined or summed, can propel the neuron toward its threshold. Consider, for example, a membrane experiencing a +15 mV shift, causing it to depolarize from -70 mV to -55 mV. In this scenario, graded potentials govern the membrane's ability to...
1.8K

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Newborn screening reduces survival disparities in SCID after stem cell transplant: A PIDTC report.

Journal of human immunity·2026
Same author

Wearable Multifunctional Sensors for Human Activity Recognition.

Sensors (Basel, Switzerland)·2026
Same author

Ammonium-Anchored Mn-Based Prussian Blue Analogues via Hydrogen Bonding for Robust Sodim-Ion Battery Cathodes.

Small (Weinheim an der Bergstrasse, Germany)·2026
Same author

Once-weekly insulin GZR4 versus once-daily insulin degludec in Chinese people with type 2 diabetes: A multicenter, open-label, randomized, phase 2 trial.

Metabolism: clinical and experimental·2026
Same author

Design of a configurable SoC for Alzheimer's disease detection based on multimodal signals.

BMC bioinformatics·2026
Same author

Elucidating Structural Dynamics to Stabilize High-Voltage Cycling in O3-Type Layered Cathodes for Sodium-Ion Batteries.

Small (Weinheim an der Bergstrasse, Germany)·2026

Related Experiment Video

Updated: Aug 28, 2025

Real-time Electrophysiology: Using Closed-loop Protocols to Probe Neuronal Dynamics and Beyond
08:08

Real-time Electrophysiology: Using Closed-loop Protocols to Probe Neuronal Dynamics and Beyond

Published on: June 24, 2015

11.6K

A flexible dual-gate hetero-synaptic transistor for spatiotemporal information processing.

Xuerong Liu1,2,3, Cui Sun2,3, Zhecheng Guo4

  • 1Faculty of Materials Science and Engineering, Kunming University of Science and Technology Kunming 650093 China yuyu6593@126.com.

Nanoscale Advances
|September 22, 2022
PubMed
Summary

Dual-gate artificial synapses mimic brain hetero-synapses, enabling advanced neuromorphic computing. These devices show improved memory functions and noise filtering for more accurate data processing.

More Related Videos

Using Neuron Spiking Activity to Trigger Closed-Loop Stimuli in Neurophysiological Experiments
05:19

Using Neuron Spiking Activity to Trigger Closed-Loop Stimuli in Neurophysiological Experiments

Published on: November 12, 2019

7.1K
Author Spotlight: Unraveling Neural Communication and Circuit Interactions in Health and Disease
06:55

Author Spotlight: Unraveling Neural Communication and Circuit Interactions in Health and Disease

Published on: November 21, 2024

863

Related Experiment Videos

Last Updated: Aug 28, 2025

Real-time Electrophysiology: Using Closed-loop Protocols to Probe Neuronal Dynamics and Beyond
08:08

Real-time Electrophysiology: Using Closed-loop Protocols to Probe Neuronal Dynamics and Beyond

Published on: June 24, 2015

11.6K
Using Neuron Spiking Activity to Trigger Closed-Loop Stimuli in Neurophysiological Experiments
05:19

Using Neuron Spiking Activity to Trigger Closed-Loop Stimuli in Neurophysiological Experiments

Published on: November 12, 2019

7.1K
Author Spotlight: Unraveling Neural Communication and Circuit Interactions in Health and Disease
06:55

Author Spotlight: Unraveling Neural Communication and Circuit Interactions in Health and Disease

Published on: November 21, 2024

863

Area of Science:

  • Neuromorphic Engineering
  • Materials Science
  • Neuroscience

Background:

  • Artificial synapses are key to neuromorphic computing, mimicking brain memory functions.
  • Existing single-gate transistors primarily emulate simple homo-synapses.
  • Multi-gate transistors offer potential for complex hetero-synapse emulation.

Purpose of the Study:

  • To demonstrate an artificial hetero-synapse using a dual-gate electrolyte transistor.
  • To investigate spatiotemporal information integration and storage capabilities.
  • To enhance neuromorphic computing systems with advanced memory functions.

Main Methods:

  • Fabrication of a dual-gate electrolyte transistor for artificial hetero-synapse emulation.
  • Application of single-gate and dual-gate electric pulses to study conductance modulation.
  • Development of artificial neural networks utilizing the hetero-synaptic transistors.
  • Evaluation of classification accuracy on MNIST handwritten digits.

Main Results:

  • Dual-gate transistors exhibit volatile conductance modulation for short-term memory emulation.
  • Coincident dual-gate pulses induce supralinear integration and nonvolatile modulation for long-term memory.
  • Artificial neural networks autonomously filter noise during spatiotemporal integration.
  • Classification accuracy on MNIST digits improved from 89.3% to 99.0% compared to single-gate devices.

Conclusions:

  • Dual-gate artificial hetero-synapses effectively implement spatiotemporal information processing and storage.
  • These transistors offer a platform for advanced neuromorphic computing systems.
  • The technology shows significant potential for simulating complex brain functions and improving AI accuracy.